## General Description

The HM 9270C/D is a complete DTMF receiver integrating both the bandsplit filter and digital decoder functions. The filter section uses switched capacitor techniques for high- and low-group filters and dial-tone rejection. Digital counting techniques are employed in the decoder to detect and decode all 16 DTMF tonepairs into a 4-bit code. External component count is minimized by on-chip provision of a differential input amplifier, clock-oscillator and latched 3-state bus interface.

## Features

- Complete receiver in an 18 -pin package.
- Excellent performance.
- CMOS, single 5 volt operation.
- Minimum board area.
- Central office quality.
- Low power consumption.
- Power-Down mode (HM9270D only).
- Inhibit-mode (HM9270D only).


## Pin Configurations



HM 9270C/D
DTMF RECEIVER

## Block Diagram (Figure 1)



## Pin Description

| Pin | Sym. | Function |
| :---: | :---: | :---: |
| 1 | $\begin{aligned} & \text { IN+ } \\ & \text { IN- } \end{aligned}$ | Non-Inverting input Connections to the front-end differential amplifier. Invering Input |
| 3 | GS | Gain select. Gives access to output of front-end differential amplifier for connection of feedback resistor. |
| 4 | $\mathrm{V}_{\text {REF }}$ | Reference voltage output,nominally $\mathrm{V}_{\mathrm{DD}} / 2$. May be used to bias the inputs at midrail (see application diagram). |
| 5 | INH | Inhibit (input) logic high inhibit the detection of 1633 Hz internal built-in pull down resistor. (HM9270D only). |
| 6 | PWDN | Power down (input). Active high power down the device and inhibit the oscillator internal built-in pull down resistor. (HM9270D only). |
| 7 | OSC1 | Clock Input $\quad 3.579545 \mathrm{MHz}$ crystal connected between these pins completebock |
| 8 | OSC2 | Output internal oscillator. |
| 9 | $\mathrm{V}_{\text {ss }}$ | Negative power supply, normally connected to 0V. |
| 10 | TOE | 3-state data output enable (input). Logic high enables the outputs Q1-Q4. Internal pull-up. |

HM 9270C/D DTMF RECEIVER

| Pin | Sym. | Function |
| :---: | :---: | :--- |
| 11 | Q1 | 3-state data outputs. When enabled by TOE, provide the code corresponding to the last valid <br> tone-pair received (see code table). |
| 12 | Q2 | Q3 |
| 14 | Q4 | StD |
| 15 | ESt | Delayed steering output. Presents a logic high when a received tone-pair has been registered <br> and the output latch updated; returns to logic low when the voltage on St/GT falls below <br> $\mathrm{V}_{\text {TSt }}$ |
| 17 | St/GT | Early steering output. Presents a logic high immediately when the digital algorithm detects a <br> recognizable tone-pair (signal condition). Any momentary loss of signal condition will cause <br> ESt to return to a logic low. |
| Steering input/guard time output (bi-directional). A voltage greater than $\mathrm{V}_{\text {TSt }}$ detected at St |  |  |
| causes the device to register the detected tone-pair and update the output latch. A voltage |  |  |
| less than $\mathrm{V}_{\text {TSt }}$ frees the device to accept a new tone-pair. The GT output acts to reset the |  |  |
| external stering time-constant; its state is a function of ESt and the voltage on St (see truth |  |  |
| table). |  |  |

Absolute Maximum Ratings (Notes 1, 2 and 3)

| Parameters | Min. | Max. | Units |
| :--- | :--- | :--- | :--- |
| Power Supply Voltage, $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ |  | 6 | V |
| Voltage on any pin | $\mathrm{V}_{\mathrm{SS}}-0.3$ | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| Current at any pin | -40 | 10 | mA |
| Operating temperature | -65 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| Package power dissipation |  | 500 | mW |

Note 1. Absolute maximum ratings are those values beyond which damage to the device may occur.
2. Unless otherwise specified, all voltages are referenced to ground.
3. Power dissipation temperature derating: $-12 \mathrm{mv} /{ }_{\mathrm{oC}}$ from $65^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

## DC Electrical Characteristics

| Parameter | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY: |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD}}$ | Operating Supply Voltage |  | 4.75 |  | 5.25 | V |
| $\mathrm{I}_{\text {cc }}$ | Operating Supply Current |  |  | 3.0 | 7 | mA |
| $\mathrm{P}^{\text {o }}$ | Power Consumption | $\mathrm{f}=3.579 \mathrm{MHz} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ |  | 15 | 35 | mW |
| $\mathrm{I}_{\text {S }}$ | Standby Current | PWDN pin $=\mathrm{V}_{\mathrm{DD}}$ | - | - | 100 | $\mu \mathrm{A}$ |
| INPUTS: |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Low Level Input Voltage |  |  |  | 1.5 | V |
| $\mathrm{V}_{\mathrm{H}}$ | High Level Input Voltage |  | 3.5 |  |  | V |
| $\mathrm{I}_{\mathrm{IH}} / \mathrm{I}_{\mathrm{LL}}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{ss}}$ or $\mathrm{V}_{\mathrm{DD}}$ |  | 0.1 |  | uA |
| $\mathrm{I}_{\text {so }}$ | Pull Up (Source) Current | TOE (Pin 10) $=\mathrm{OV}$ |  | 7.5 | 15 | uA |
| $\mathrm{R}_{\text {IN }}$ | Input Signal | @ 1kHz |  | 10 |  | $\mathrm{M} \Omega$ |
|  | Impedance Inputs 1,2 |  |  |  |  |  |
| $\mathrm{V}_{\text {TSt }}$ | Steering Threshold Voltage |  |  | 2.35 |  | V |

HM 9270C/D
DTMF RECEIVER

| Parameter | Description | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUTS: |  |  |  |  |  |  |
| $\mathrm{V}_{\text {oL }}$ | Low Level Output Voltage | No Load |  | 0.03 |  | V |
| $\mathrm{V}_{\text {OH }}$ | High Level Output Voltage | No Load |  | 4.97 |  | V |
| $\mathrm{I}_{\text {OL }}$ | Output Low (Sink) Current | $\mathrm{V}_{\text {out }}=0.4 \mathrm{~V}$ | 1.0 | 2.5 |  | mA |
| $\mathrm{I}_{\text {OH }}$ | Output High (Source) Current | $\mathrm{V}_{\text {out }}=4.6 \mathrm{~V}$ | 0.4 | 0.8 |  | mA |
| $\mathrm{V}_{\text {ReF }}$ | Output Voltage $\mathrm{V}_{\text {ReF }}$ | No Load | 2.4 |  | 2.7 | V |
| $\mathrm{R}_{\text {OR }}$ | Output Resistance |  |  | 10 |  | $\mathrm{K} \Omega$ |

## Operating Characteristics

## Gain Setting Amplifier

| Parameter | Description | Test Conditions | Min. | Typ. | Max. |
| :--- | :--- | :--- | :--- | :--- | :--- | Units

Notes : 1.All voltages referenced to $\mathrm{V}_{\mathrm{DD}}$ unless otherwise noted.
2. $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## AC Characteristics

All voltages referenced to $\mathrm{V}_{\mathrm{SS}}$ unless otherwise noted. $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{F}_{\mathrm{CLK}}=3.579545 \mathrm{MNz}$, using test circuit of figure 2.


## Parameter Description

TIMING:

| $\mathrm{t}_{\mathrm{DP}}$ | Tone Present Detection Time |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{DA}}$ | Tone Absent Detection Time |
| $\mathrm{t}_{\text {REC }}$ | Tone Duration Accept |
| $\mathrm{t}_{\text {REC }}$ | Tone Duration Reject |
| $\mathrm{t}_{\text {ID }}$ | Interdigit Pause Accept |
| $\mathrm{t}_{\mathrm{DO}}$ | Interdigit Pause Reject |

OUTPUTS:

| $\mathrm{t}_{\mathrm{PQ}}$ | Propagation Delay (St to Q) |
| :--- | :--- |
| $\mathrm{t}_{\text {PSED }}$ | Propagation Delay (St to StD) |
| $\mathrm{t}_{\text {QSED }}$ | Output Data Set Up (Q to Std) |
| $\mathrm{t}_{\text {PTE }}$ | Propagation |
| $\mathrm{t}_{\text {PTD }}$ | Delay (TOE to Q) |
| ENABLE $^{\text {DISABLE }}$ |  |

## CLOCK:

$\mathrm{f}_{\mathrm{cLK}}$
$\mathrm{C}_{\text {Lo }}$
Crystal/Clock Frequency
Clock Output Capacitive (OSC2)

Load

Min. Typ. Max. Units Notes

| 5 | 14 | 16 | ms | Refer to Fig. 4 |  |
| :--- | :--- | :--- | :--- | :---: | :--- |
| 0.5 | 4 | 8.5 | ms |  |  |
|  |  | 40 | ms |  |  |
| 20 |  |  | ms | (User Adjustable) |  |
|  |  | 40 | ms | Refer to "Guard Time | 20 |
|  | ms | Adjustment" |  |  |  |


| 11 | $\mu \mathrm{~s}$ | $\mathrm{TOE}=\mathrm{V}_{\mathrm{DD}}$ |
| :---: | :---: | :---: |
|  | $\mu \mathrm{s}$ |  |
|  | $\mu \mathrm{s}$ |  |$\quad$.

$3.5759 \quad 3.5795 \quad 3.581 \mathrm{MHz}$
30 pf

Notes: $1 . \mathrm{dBm}=$ decibels above or below a reference power of 1 mW into a 600 Ohm load.
2.Digit sequences consists of all 16 DTMF tones.
3. Tone duration $=40 \mathrm{mS}$ Tone pause $=40 \mathrm{mS}$.
4.Nominal DTMF frequencies are used.
5.Both tones in the composite signal have an equal amplitude.
6. Tone pair is deviated by $\pm 1.5 \% \pm 2 \mathrm{~Hz}$.
7.Bandwidth limited ( 3 kHz ) Gaussian Noise.
8.The precise dial tone frequencies are $(350 \mathrm{~Hz}$ and 440 Hz$) \pm 2 \%$.
9.For an error rate of less than 1 in 10,000 .
10.Referenced to the lowest level frequency component in DTMF signal.
11.Added $\mathrm{A} 0.1 \mu \mathrm{f}$ capacitor between $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$.

Function Description


FIGURE 2. SINGLE ENDED INPUT CONFIGURATION


FIGURE 3. SINGLE ENDED INPUT CONFIGURATION
The HM9270C/D monolithic DTMF receiver offers small size, low power consumption and high performance. Its architecture consists of a bandsplit filter section, which separates the high and low tones of receiver pair, followed by a digital counting section which verifies the frequency and duration of the received tones before passing the corresponding code to the output bus.

## FILTER SECTION

Separation of the low-group and high-group tones is achieved by applying the dual tone signal to the inputs of two filters a sixth order for the high group and an eighth order for the low group. The bandwidths of which correspond to the bands enclosing the low-group and high-group tones (see Fig. 4). The filter section also in corporates notches at 350 Hz and 440 Hz for exceptional dial-tone rejection. Each filter output is followed by a second-order switched-capacitor section which smooths the signals prior to limiting. Limiting is performed by high-gain comparators which are provided with hysteresis to prevent detection of unwanted low-level signals and noise; the outputs of the comparators provide full-rail logic swings at the frequencies of the incoming tones.

## Decoder Section

The decoder used digital counting techniques to determine the frequencies of the limited tones and to verify that they correspond to standard DTMF frequencies. A complex averaging algorithm(protects) against tone simulation by extraneous signals, such as voice, while providing tolerance to smalll frequency deviations and variations. This averaging algorithm has been developed to ensure an optimum combination of immunity to "talk-off" and tolerance to the presence of interfering signals ("third tones") and noise. When the detector recognizes the simultaneous presence of two valid tones (referred to as "signal condition" in some industry specifications), it raises the "early steering" flag (ESt). Any subsequent loss of signal condition will cause ESt to fall.

| Flow | Fhigh | KEY | TOE | Q4 | Q3 | Q2 | Q1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 697 | 1209 | 1 | H | 0 | 0 | 0 | 1 |
| 697 | 1336 | 2 | H | 0 | 0 | 1 | 0 |
| 697 | 1477 | 3 | H | 0 | 0 | 1 | 1 |
| 770 | 1209 | 4 | H | 0 | 1 | 0 | 0 |
| 770 | 1336 | 5 | H | 0 | 1 | 0 | 1 |
| 770 | 1477 | 6 | H | 0 | 1 | 1 | 0 |
| 852 | 1209 | 7 | H | 0 | 1 | 1 | 1 |
| 852 | 1336 | 8 | H | 1 | 0 | 0 | 0 |
| 852 | 1477 | 9 | H | 1 | 0 | 0 | 1 |
| 941 | 1336 | 0 | H | 1 | 0 | 1 | 0 |
| 941 | 1209 | * | H | 1 | 0 | 1 | 1 |
| 941 | 1477 | \# | H | 1 | 1 | 0 | 0 |
| 697 | 1633 | A | H | 1 | 1 | 0 | 1 |
| 770 | 1633 | B | H | 1 | 1 | 1 | 0 |
| 852 | 1633 | C | H | 1 | 1 | 1 | 1 |
| 941 | 1633 | D | H | 0 | 0 | 0 | 0 |
| - | - | ANY | L | Z | Z | Z | Z |
| $\begin{aligned} & \mathrm{L}=\text { LOGIC LOW }, \mathrm{H}=\mathrm{LOGIC} \text { HIGH, } \mathrm{Z}=\mathrm{HIGH} \\ & \text { IMPEDANCE } \end{aligned}$ |  |  |  |  |  |  |  |

FIGURE 4. LOGIC TABLE

A. Short tone bursts: detected. Tone duration is invalid.
B. Tone $\# \mathrm{n}$ is detected. Tone duration is valid. Decoded to outputs.
C. End of tone \#n is dectected and validated.
D. 3 State outputs disabled (high impedance).
E. Tone $\# n+1$ is detected. Tone duration is valid. De coded to outputs.
F. Tristate outputs are enabled. Acceptable drop out of tone $\# n+1$ does not negister at outputs.
G. End of tone \#n +1 is detected and validated.

FIGURE 5. TIMING DIAGRAM

## STEERING CIRCUIT

Before registration of a decoded tone-pair, the receiver checks for a valid signal duration (referred to as "character-recogni-tion-condition"). This check is per-
formed by an external RC time-constant driven by ESt.
A logic high on ESt causes $\mathrm{V}_{\mathrm{c}}$ (see Fig. 5) to rise as the capacitor discharges. Provided signal-condition is maintained (ESt remains high) for the validation period ( $\mathrm{t}_{\mathrm{GTP}}$ ), Vc reaches the threshold $\left(\mathrm{V}_{\mathrm{TS}}\right)$ of the steering logic to register the tone-pair, latching its corresponding 4-bit code (see Fig. 3) into the output latch. At this point,


FIGURE 6. TYPICAL FILTER CHARACTERISTIC the GT output is activated and drives $\mathrm{V}_{\mathrm{C}}$ to $\mathrm{V}_{\mathrm{DD}}$. GT continues to drive high as long as ESt remains high. Finally after a short delay to allow the output latch to settle, the "delayed-steering" output flag, StD, goes high, signaling that a recieved tone-pair has been registered. The contents of the output lacth are made available on the 4-bit output bus by raising the 3 -state control input (TOE) to a logic high. The steering circuit works in reverse to validate the interdigit paues between signals. Thus, as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruptions ("drop-out") too short to be considered a valid pause. The facility, together with the capability of selecting the steering time-constants externally, allows the designer to tailor performance to meet a wide variety of system requiremetns.


FIGURE 7. BASIC STEERING CIRCUIT

## Guard Time Adjustment

In many situations not requiring independent selection of receive and pause, the simple steering circuit of Fig. 7 is applicable. Component values are chosen according to the following formulae:

$$
\mathrm{t}_{\mathrm{REC}}=\mathrm{t}_{\mathrm{DP}}+\mathrm{t}_{\mathrm{GTP}} \quad \mathrm{t}_{\mathrm{ID}}=\mathrm{t}_{\mathrm{DA}}+\mathrm{t}_{\mathrm{GTA}}
$$

The value of $t_{D P}$ is a parameter of the device (see table) and $t_{\text {REC }}$ is the minimum signal duration to be recognized by the receiver. A value for C of $0.1 \mu \mathrm{~F}$ is recommended for most applications, leaving R to be selected by the designer. For example, a suitable value of R for a $\mathrm{t}_{\text {REC }}$ of 40 mS would be 300 k .
Different steering arrangements may be used to select independently the guard-times for tone-present ( $\mathrm{t}_{\text {GTP }}$ ) and tone-absent $\left(\mathrm{t}_{\text {GTA }}\right)$. This may be necessary to meet system specifications which place both accept and reject limits on both tone duration and interdigital pause.
Guard-time adjustment also allows the designer to tailor system parameters such as talk off and noise immunity. Increasing $t_{\text {REC }}$ improves talk-off performance, since it reduces the probability that tones simulated by speech will maintain signal condition for long enough to be registered. On the other hand, a relatively short $t_{\text {REC }}$ with a long $t_{\text {Do }}$ would be appropriate for extremely noisy environments where fast acquisition time and immunity to drop - outs would be required. Design information for guard-time adjustment is shown in Fig. 8.


FIGURE 8. GUARD TIME ADJUSTMENT

## Input Configuration

The input arrangement of the HM9270C/D provides a differential-input operational amplifier as well as a bias source $\left(\mathrm{V}_{\text {REF }}\right)$ which is used to bias the inputs at mid-rail.
Provision is made for connection of a feedback resistor to the op-amp output (GS) for adjustment of gain. In a single-ended configuration, the input pins are connected as shown in Fig. 2 with the op-amp connected for unity gain and $V_{\text {REF }}$ biasing the input at $1 / 2 V_{D D}$.
Fig. 9 shows the differential configuration, which permits the adjustment of gain with the feedback resistor R5.


FIGURE 9. DIFFERENTIAL INPUT CONFIGURATION

## Power - down and inhibit mode

A logic high applied to pin 6 (PWDN) will power the device to minimize the power consumption in a standby mode. It stops the oscillator and the functions of the filters.
Inhibit mode is enabled by a logic high input to the pin 5 (INH). It inhibits the detection of 1633 Hz . The output code will remain the same as the previous detected code (see table 1 ).

| fLow | Fhigh | Key | TOE | Q4 | Q3 | Q2 | Q1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 697 | 1209 | 1 | H | L | L | L | H |
| 697 | 1336 | 2 | H | L | L | H | L |
| 697 | 1477 | 3 | H | L | L | H | H |
| 770 | 1209 | 4 | H | L | H | L | L |
| 770 | 1336 | 5 | H | L | H | L | H |
| 770 | 1477 | 6 | H | L | H | H | L |
| 852 | 1209 | 7 | H | L | H | H | H |
| 852 | 1336 | 8 | H | H | L | L | L |
| 852 | 1477 | 9 | H | H | L | L | H |
| 941 | 1336 | 0 | H | H | L | H | L |
| 941 | 1209 | $*$ | H | H | L | H | H |
| 941 | 1477 | \# | H | H | H | L | L |
| 697 | 1633 | A | H | H | H | L | H |
| 770 | 1633 | B | H | H | H | H | L |
| 852 | 1633 | C | H | H | H | H | H |
| 941 | 1633 | D | H | L | L | L | L |
| - | - | ANY | L | Z | Z | Z | Z |


| fLow | Fhigh | Key | TOE | Q4 | Q3 | Q2 | Q1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 697 | 1209 | 1 | H | L | L | L | H |
| 697 | 1336 | 2 | H | L | L | H | L |
| 697 | 1477 | 3 | H | L | L | H | H |
| 770 | 1209 | 4 | H | L | H | L | L |
| 770 | 1336 | 5 | H | L | H | L | H |
| 770 | 1477 | 6 | H | L | H | H | L |
| 852 | 1209 | 7 | H | L | H | H | H |
| 852 | 1336 | 8 | H | H | L | L | L |
| 852 | 1477 | 9 | H | H | L | L | H |
| 941 | 1336 | 0 | H | H | L | H | L |
| 941 | 1209 | * | H | H | L | H | H |
| 941 | 1477 | \# | H | H | H | L | L |
| 697 | 1633 | A | H | PREVIOUS DATA |  |  |  |
| 770 | 1633 | B | H |  |  |  |  |
| 852 | 1633 | C | H |  |  |  |  |
| 941 | 1633 | D | H |  |  |  |  |
| - | - | ANY | L | Z | Z | Z | Z |

Table 1: Truth table
$\mathrm{INH}=\mathrm{V}_{\mathrm{ss}}$
(Z: high impedance)
$\mathrm{INH}=\mathrm{V}_{\mathrm{DD}}$

## SPECIAL PACKAGE PIN CONFIGURATIONS

## HM9270DM

IN+ $\square 1$
IN- $\square$
GS $\square$

This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.

