


## HEXFET® Power MOSFET

- Isolated Package
- High Voltage Isolation= 2.5KV RMS Ⓢ
- Sink to Lead Creepage Dist.= 4.8mm
- Dynamic dv/dt Rating
- Low Thermal Resistance



$$V_{DSS} = 200V$$


$$R_{DS(on)} = 0.18\Omega$$

$$I_D = 9.8A$$

### Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 Fullpak eliminates the need for additional insulating hardware in commercial-industrial applications. The moulding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The Fullpak is mounted to a heatsink using a single clip or by a single screw fixing.



DATA SHEETS

### Absolute Maximum Ratings

|                           | Parameter                                 | Max.                  | Units |
|---------------------------|---|-----------------------|-------|
| $I_D @ T_C = 25^\circ C$  | Continuous Drain Current, $V_{GS} @ 10 V$ | 9.8                   |       |
| $I_D @ T_C = 100^\circ C$ | Continuous Drain Current, $V_{GS} @ 10 V$ | 6.2                   | A     |
| $I_{DM}$                  | Pulsed Drain Current Ⓢ                    | 39                    |       |
| $P_D @ T_C = 25^\circ C$  | Power Dissipation                         | 40                    | W     |
|                           | Linear Derating Factor                    | 0.32                  | W/°C  |
| $V_{GS}$                  | Gate-to-Source Voltage                    | ±20                   | V     |
| $E_{AS}$                  | Single Pulse Avalanche Energy Ⓢ           | 430                   | mJ    |
| $I_{AR}$                  | Avalanche Current Ⓢ                       | 9.8                   | A     |
| $E_{AR}$                  | Repetitive Avalanche Energy Ⓢ             | 4.0                   | mJ    |
| dv/dt                     | Peak Diode Recovery dv/dt Ⓢ               | 5.0                   | V/ns  |
| $T_J$                     | Operating Junction and                    | -55 to +150           |       |
| $T_{STG}$                 | Storage Temperature Range                 |                       | °C    |
|                           | Soldering Temperature, for 10 seconds     | 300 (1.6mm from case) |       |
|                           | Mounting Torque, 6-32 or M3 screw         | 10 lbf·in (1.1 N·m)   |       |

### Thermal Resistance

|          | Parameter           | Min. | Typ. | Max. | Units |
|----------|---------------------|------|------|------|-------|
| $R_{JC}$ | Junction-to-Case    | —    | —    | 3.1  | °C/W  |
| $R_{JA}$ | Junction-to-Ambient | —    | —    | 65   |       |

Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)





|                                 | Parameter                            | Min. | Typ. | Max. | Units  | Test Conditions                                    |
|---------------------------------|--------------------------------------|------|------|------|--|--|
| $V_{(BR)DSS}$                   | Drain-to-Source Breakdown Voltage    | 200  | —    | —    | V  | $V_{GS}=0V, I_D=250\mu A$                          |
| $\Delta V_{(BR)DSS}/\Delta T_J$ | Breakdown Voltage Temp. Coefficient  | —    | 0.29 | —    | V/°C   | Reference to $25^\circ\text{C}$ , $I_D=1\text{mA}$ |
| $R_{DS(on)}$                    | Static Drain-to-Source On-Resistance | —    | —    | 0.18 | $\Omega$   | $V_{GS}=10V, I_D=5.9A$ ③                           |
| $V_{GS(th)}$                    | Gate Threshold Voltage               | 2.0  | —    | 4.0  | V  | $V_{DS}=V_{GS}, I_D=250\mu A$                      |
| $g_{fs}$                        | Forward Transconductance             | 5.2  | —    | —    | S  | $V_{DS}=50V, I_D=5.9A$ ④                           |
| $I_{DSS}$                       | Drain-to-Source Leakage Current      | —    | —    | 25   | $\mu A$  | $V_{DS}=200V, V_{GS}=0V$                           |
|                                 |                                      | —    | —    | 250  |  | $V_{DS}=160V, V_{GS}=0V, T_J=125^\circ\text{C}$    |
| $I_{GSS}$                       | Gate-to-Source Forward Leakage       | —    | —    | 100  | nA   | $V_{GS}=20V$                                       |
|                                 | Gate-to-Source Reverse Leakage       | —    | —    | -100 |  | $V_{GS}=-20V$                                      |
| $Q_g$                           | Total Gate Charge                    | —    | —    | 70   | nC   | $I_D=18A$  |
| $Q_{GS}$                        | Gate-to-Source Charge                | —    | —    | 13   |  | $V_{DS}=160V$                                      |
| $Q_{gd}$                        | Gate-to-Drain ("Miller") Charge      | —    | —    | 39   |  | $V_{GS}=10V$ See Fig. 6 and 13 ④                   |
| $t_{d(on)}$                     | Turn-On Delay Time                   | —    | 14   | —    | ns   | $V_{DD}=100V$                                      |
| $t_r$                           | Rise Time                            | —    | 51   | —    |  | $I_D=18A$  |
| $t_{d(off)}$                    | Turn-Off Delay Time                  | —    | 45   | —    |  | $R_G=9.1\Omega$                                    |
| $t_f$                           | Fall Time                            | —    | 36   | —    |  | $R_G=5.4\Omega$ See Figure 10 ④                    |
| $L_D$                           | Internal Drain Inductance            | —    | 4.5  | —    |  | nH   |
| $L_S$                           | Internal Source Inductance           | —    | 7.5  | —    |  |  |
| $C_{iss}$                       | Input Capacitance                    | —    | 1300 | —    | pF   | $V_{GS}=0V$  |
| $C_{oss}$                       | Output Capacitance                   | —    | 400  | —    |  | $V_{DS}=25V$                                       |
| $C_{riss}$                      | Reverse Transfer Capacitance         | —    | 130  | —    |  | $f=1.0\text{MHz}$ See Figure 5                     |
| C                               | Drain to Sink Capacitance            | —    | 12   | —    |  | $f=1.0\text{MHz}$                                  |

## Source-Drain Ratings and Characteristics


|          | Parameter                              | Min.  | Typ. | Max. | Units   | Test Conditions   |
|----------|--|---|------|------|---------|---|
| $I_S$    | Continuous Source Current (Body Diode) | —   | —    | 9.8  | A       | MOSFET symbol showing the integral reverse p-n junction diode.  |
| $I_{SM}$ | Pulsed Source Current (Body Diode) ①   | —   | —    | 39   |         |   |
| $V_{SD}$ | Diode Forward Voltage                  | —   | —    | 2.0  | V       | $T_J=25^\circ\text{C}, I_S=9.8A, V_{GS}=0V$ ④   |
| $t_{rr}$ | Reverse Recovery Time                  | —   | 300  | 610  | ns      | $T_J=25^\circ\text{C}, I_F=18A$   |
| $Q_{rr}$ | Reverse Recovery Charge                | —   | 3.4  | 7.1  | $\mu C$ | $di/dt=100A/\mu s$ ③  |
| $t_{on}$ | Forward Turn-On Time                   | Intrinsic turn-on time is negligible (turn-on is dominated by $L_S+L_D$ ) |      |      |         |   |

## Notes:


- ① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)      ②  $I_{SDS}=18A, di/dt \leq 150A/\mu s, V_{DD}=V_{(BR)DSS}, T_J \leq 150^\circ\text{C}$       ③  $t=60s, f=60\text{Hz}$
- ④  $V_{DD}=50V$ , starting  $T_J=25^\circ\text{C}$ ,  $L=6.7\text{mH}$       ⑤ Pulse width  $\leq 300\mu s$ ; duty cycle  $\leq 2\%$   
 $R_G=25\Omega, I_{AS}=9.8A$  (See Figure 12)




DATA SHEETS




**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs. Case Temperature



**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case


DATA SHEETS




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12b.** Unclamped Inductive Waveforms



**Fig 13a.** Basic Gate Charge Waveform



**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current



**Fig 13b.** Gate Charge Test Circuit

**Appendix A:** Figure 14, Peak Diode Recovery  $dv/dt$  Test Circuit – See page 1505

**Appendix B:** Package Outline Mechanical Drawing – See page 1510

**Appendix C:** Part Marking Information – See page 1517