


HEXFET® Power MOSFET

- Surface Mount
- Available in Tape & Reel
- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements



$$V_{DS} = 200V$$

$$R_{DS(on)} = 1.5\Omega$$

$$I_D = 0.96A$$

Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SOT-223 package is designed for surface-mounting using vapor phase, infra red, or wave soldering techniques. Its unique package design allows for easy automatic pick-and-place as with other SOT or SOIC packages but has the added advantage of improved thermal performance due to an enlarged tab for heatsinking. Power dissipation of greater than 1.25W is possible in a typical surface mount application.



SOT-223

DATA
SHEETS

Absolute Maximum Ratings

	Parameter	Max.	Units
I_D @ $T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	0.96	A
I_D @ $T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	0.60	
I_{DM}	Pulsed Drain Current ①	7.7	
P_D @ $T_C = 25^\circ C$	Power Dissipation	3.1	W
P_D @ $T_A = 25^\circ C$	Power Dissipation (PCB Mount)**	2.0	
	Linear Derating Factor	0.025	W/°C
	Linear Derating Factor (PCB Mount)**	0.017	
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulse Avalanche Energy ②	50	mJ
I_{AR}	Avalanche Current ①	0.96	A
E_{AR}	Repetitive Avalanche Energy ①	0.31	mJ
dv/dt	Peak Diode Recovery dv/dt ③	5.0	V/ns
T_J, T_{STG}	Junction and Storage Temperature Range	-55 to +150	°C
	Soldering Temperatures, for 10 seconds	300 (1.6mm from case)	

Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
R_{JC}	Junction-to-PCB	—	—	40	°C/W
R_{JA}	Junction-to-Ambient (PCB mount)**	—	—	60	

** When mounted on 1" square PCB (FR-4 or G-10 Material).

For recommended footprint and soldering techniques refer to application note #AN-994.

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$V_{(BR)DSS}$	200	—	—	V	$V_{GS}=0V, I_D=250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	—	0.30	—	V/°C	Reference to 25°C , $I_D=1mA$
$R_{DS(on)}$	—	—	1.5	Ω	$V_{GS}=10V, I_D=0.58A$ ③
$V_{GS(th)}$	2.0	—	4.0	V	$V_{DS}=V_{GS}, I_D=250\mu A$
g_m	0.51	—	—	S	$V_{DS}=50V, I_D=0.58A$ ④
I_{DSS}	—	—	25	μA	$V_{DS}=200V, V_{GS}=0V$
I_{GSS}	—	—	250	μA	$V_{DS}=160V, V_{GS}=0V, T_J=125^\circ\text{C}$
I_{GSS}	—	—	100	nA	$V_{GS}=20V$
I_{GSS}	—	—	-100	nA	$V_{GS}=-20V$
Q_g	—	—	8.2	nC	$I_D=3.3A$
Q_{gs}	—	—	1.8	nC	$V_{DS}=160V$
Q_{gd}	—	—	4.5	nC	$V_{GS}=10V$ See Fig. 6 and 13 ④
t_{don}	—	8.2	—	ns	$V_{DD}=100V$
t_r	—	17	—	ns	$I_D=3.3A$
$t_{d(off)}$	—	14	—	ns	$R_G=24\Omega$
t_f	—	8.9	—	ns	$R_D=30\Omega$ See Figure 10 ④
L_D	—	4.0	—	nH	Between lead, 6 mm (0.25in.) from package and center of die contact
L_S	—	6.0	—	nH	
C_{iss}	—	140	—	pF	$V_{DS}=0V$
C_{oss}	—	53	—	pF	$V_{DS}=25V$
C_{rds}	—	15	—	pF	$f=1.0MHz$ See Figure 5

Source-Drain Ratings and Characteristics

Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S	—	—	0.96	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	—	—	7.7	A	
V_{SD}	—	—	2.0	V	$T_J=25^\circ\text{C}, I_S=0.96A, V_{GS}=0V$ ④
t_{rr}	—	150	310	ns	$T_J=25^\circ\text{C}, I_F=3.3A$
Q_{rr}	—	0.60	1.4	μC	$di/dt=100A/\mu s$ ④
t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				

Notes:

① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)

② $I_{SD} \leq 3.3A$, $di/dt < 70A/\mu s$, $V_{DD} < V_{(BR)DSS}$, $T_J \leq 150^\circ\text{C}$

③ $V_{DD}=50V$, starting $T_J=25^\circ\text{C}$, $L=81mH$, $R_G=25\Omega$, $I_{AS}=0.96A$ (See Figure 12)

④ Pulse width $\leq 300\mu s$; duty cycle $< 2\%$.




Fig 1. Typical Output Characteristics,
 $T_C = 25^\circ\text{C}$




Fig 2. Typical Output Characteristics,
 $T_C = 150^\circ\text{C}$




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13b. Gate Charge Test Circuit

Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit – See page 1505

Appendix B: Package Outline Mechanical Drawing – See page 1508

Appendix C: Part Marking Information – See page 1516

Appendix D: Tape & Reel Information – See page 1522