# CY8C21234, CY8C21334, CY8C21434, CY8C21534, and CY8C21634



### **Features**

#### ■ Powerful Harvard Architecture Processor

- M8C Processor Speeds to 24 MHz
- □ Low Power at High Speed
- 2.4V to 5.25V Operating Voltage
- Operating Voltages Down to 1.0V Using On-Chip Switch Mode Pump (SMP)
- ☐ Industrial Temperature Range: -40°C to +85°C

#### ■ Advanced Peripherals (PSoC Blocks)

- ☐ 4 Analog Type "E" PSoC Blocks Provide:
  - 2 Comparators with DAC Refs
  - Single or Dual 8-Bit 28 Channel ADC
- 4 Digital PSoC Blocks Provide:
  - 8- to 32-Bit Timers, Counters, and PWMs
  - CRC and PRS Modules
  - Full-Duplex UART, SPI™ Master or Slave
  - Connectable to All GPIO Pins
- Complex Peripherals by Combining Blocks

#### **■** Flexible On-Chip Memory

- 8K Flash Program Storage 50,000 Erase/Write Cycles
- ☐ 512 Bytes SRAM Data Storage
- □ In-System Serial Programming (ISSP™)
- Partial Flash Updates
- ☐ Flexible Protection Modes
- □ EEPROM Emulation in Flash

#### **■ Complete Development Tools**

- □ Free Development Software (PSoC Designer™)
- Full-Featured, In-Circuit Emulator and Programmer
- □ Full Speed Emulation
- □ Complex Breakpoint Structure
- □ 128K Trace Memory

#### ■ Precision, Programmable Clocking

- ☐ Internal ±2.5% 24/48 MHz Oscillator
- □ Internal Oscillator for Watchdog and Sleep

#### Programmable Pin Configurations

- ☐ 25 mA Drive on All GPIO
- Pull Up, Pull Down, High Z, Strong, or Open Drain Drive Modes on All GPIO
- Up to 8 Analog Inputs on GPIO
- ☐ Configurable Interrupt on All GPIO

#### ■ Versatile Analog Mux

- Common Internal Analog Bus
- ☐ Simultaneous Connection of IO Combinations
- □ Capacitive Sensing Application Capability

#### ■ Additional System Resources

- □ I<sup>2</sup>C<sup>TM</sup> Master, Slave and Multi-Master to 400 kHz
- Watchdog and Sleep Timers
- ☐ User-Configurable Low Voltage Detection
- □ Integrated Supervisory Circuit
- On-Chip Precision Voltage Reference

#### Port 3 Port 2 Port 1 Port 0 PS<sub>0</sub>C CORE System Bus Global Digital Interconnect Global Analog Interconnect SRAM SROM Flash 8K 512 Bytes CPU Core Sleen and Interrupt (M8C) Watchdog Controller Clock Sources (Includes IMO and ILO) DIGITAL SYSTEM ANALOG SYSTEM Analog Ref. Analog Digital PS<sub>0</sub>C PS<sub>0</sub>C Block Block Array Array POR and LVD Switch Internal Digital Analog I2C Mode Voltage System Resets Pump Ref. SYSTEM RESOURCES

### **PSoC® Functional Overview**

The PSoC® family consists of many *Mixed-Signal Array with On-Chip Controller* devices. These devices are designed to replace multiple traditional MCU-based system components with one, low cost single-chip programmable component. A PSoC device includes configurable blocks of analog and digital logic, as well as programmable interconnect. This architecture allows the user to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable IO are included in a range of convenient pinouts.

The PSoC architecture, as illustrated on the left, is comprised of four main areas: the Core, the System Resources, the Digital System, and the Analog System. Configurable global bus resources allow all the device resources to be combined into a complete custom system. Each CY8C21x34 PSoC device includes four digital blocks and four analog blocks. Depending on the PSoC package, up to 28 general purpose IO (GPIO) are also included. The GPIO provide access to the global digital and analog interconnects.

### The PSoC Core

The PSoC Core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and IMO (internal main oscillator) and ILO (internal low speed oscillator). The

CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a four MIPS 8-bit Harvard architecture microprocessor.

System Resources provide additional capability, such as digital clocks to increase the flexibility of the PSoC mixed-signal arrays, I2C functionality for implementing an I2C master, slave, MultiMaster, an internal voltage reference that provides an absolute value of 1.3V to a number of PSoC subsystems, a switch mode pump (SMP) that generates normal operating voltages off a single battery cell, and various system resets supported by the M8C.

The Digital System is composed of an array of digital PSoC blocks, which can be configured into any number of digital peripherals. The digital blocks can be connected to the GPIO through a series of global buses that can route any signal to any pin. Freeing designs from the constraints of a fixed peripheral controller.

The Analog System is composed of four analog PSoC blocks, supporting comparators and analog-to-digital conversion up to 8 bits in precision.

### The Digital System


The Digital System is composed of 4 digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user module references. Digital peripheral configurations include those listed below.

- PWMs (8 to 32 bit)
- PWMs with Dead band (8 to 32 bit)
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- UART 8 bit with selectable parity
- SPI master and slave
- I2C slave and multi-master
- Cyclical Redundancy Checker/Generator (8 to 32 bit)
- IrDA
- Pseudo Random Sequence Generators (8 to 32 bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows you the optimum choice of system resources for your application. Family resources are shown in the table titled "PSoC Device Characteristics" on page 3.

#### **Digital System Block Diagram**




### The Analog System

The Analog System is composed of 4 configurable blocks, allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the common PSoC analog functions for this device (most available as user modules) are listed below.

- Analog-to-digital converters (single or dual, with 8-bit resolution)
- Pin-to-pin comparator
- Single-ended comparators (up to 2) with absolute (1.3V) reference or 8-bit DAC reference
- 1.3V reference (as a System Resource)

In most PSoC devices, analog blocks are provided in columns of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks. The CY8C21x34 devices provide limited functionality Type "E" analog blocks. Each column contains one CT Type E block and one SC Type E block. Refer to the PSoC Mixed-Signal Array Technical Reference Manual for detailed information on the CY8C21x34's Type E analog blocks.



### The Analog Multiplexer System

The Analog Mux Bus can connect to every GPIO pin. Pins can be connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with comparators and analog-to-digital converters. An additional 8:1 analog input multiplexer provides a second path to bring Port 0 pins to the analog array.

Switch control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Track pad, finger sensing.
- Chip-wide mux that allows analog input from any IO pin.
- Crosspoint connection between any IO pin combinations.

When designing capacitive sensing applications, refer to the signal-to-noise system level requirement found in Application Note AN2403 at http://www.cypress.com/design/AN2403 on the Cypress web site.

### Additional System Resources

System Resources, some of which have been previously listed, provide additional capability useful to complete systems. Additional resources include a switch mode pump, low voltage detection, and power on reset. Brief statements describing the merits of each system resource are presented below.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- The I2C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3 voltage reference provides an absolute reference for the analog system, including ADCs and DACs.
- An integrated switch mode pump (SMP) generates normal operating voltages from a single 1.2V battery cell, providing a low cost boost converter.
- Versatile analog multiplexer system.

### **PSoC Device Characteristics**

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 4 analog blocks. The following table lists the resources available for specific PSoC device groups. The PSoC device covered by this data sheet is highlighted below.

#### **PSoC Device Characteristics**

PSoC Part Number	Digital IO	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM	Flash Size
CY8C29x66	up to 64	4	16	12	4	4	12	2K	32K
CY8C27x43	up to 44	2	8	12	4	4	12	256 Bytes	16K
CY8C24x94	56	1	4	48	2	2	6	1K	16K
CY8C24x23A	up to 24	1	4	12	2	2	6	256 Bytes	4K
CY8C21x34	up to 28	1	4	28	0	2	4 <sup>a</sup>	512 Bytes	8K
CY8C21x23	16	1	4	8	0	2	4 <sup>a</sup>	256 Bytes	4K
CY8C20x34	up to 28	0	0	28	0	0	3 <sup>b</sup>	512 Bytes	8K

Limited analog functionality.

b. Two analog blocks and one CapSense.

### **Getting Started**

The quickest path to understanding the PSoC silicon is by reading this data sheet and using the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications. For in-depth information, along with detailed programming information, reference the PSoC Mixed-Signal Array Technical Reference Manual, which can be found on <a href="http://www.cypress.com/psoc">http://www.cypress.com/psoc</a>.

For up-to-date Ordering, Packaging, and Electrical Specification information, reference the latest PSoC device data sheets on the web at http://www.cypress.com.

### **Development Kits**

Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store contains development kits, **C** compilers, and all accessories for PSoC development. Go to the Cypress Online Store web site at <a href="http://www.cypress.com">http://www.cypress.com</a>, click the Online Store shopping cart icon at the bottom of the web page, and click *PSoC (Programmable System-on-Chip)* to view a current list of available items.

### **Technical Training Modules**

Free PSoC technical training modules are available for users new to PSoC. Training modules cover designing, debugging, advanced analog and CapSense. Go to http://www.cypress.com/techtrain.

### Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to <a href="http://www.cypress.com">http://www.cypress.com</a>, click on Design Support located on the left side of the web page, and select CYPros Consultants.

### Technical Support

PSoC application engineers take pride in fast and accurate response. They can be reached with a 4-hour guaranteed response at http://www.cypress.com/support/login.cfm.

### **Application Notes**

A long list of application notes will assist you in every aspect of your design effort. To view the PSoC application notes, go to the <a href="http://www.cypress.com">http://www.cypress.com</a> web site and select Application Notes under the Design Resources list located in the center of the web page. Application notes are sorted by date by default.


### **Development Tools**

PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows NT 4.0, Windows 2000, Windows Millennium (Me), or Windows XP. (Reference the PSoC Designer Functional Flow diagram below.)

PSoC Designer helps the customer to select an operating configuration for the PSoC, write application code that uses the PSoC, and debug the application. This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and the CYASM macro assembler for the CPUs.

PSoC Designer also supports a high-level C language compiler developed specifically for the devices in the family.

#### **PSoC Designer Subsystems**



### **PSoC Designer Software Subsystems**

#### Device Editor

The device editor subsystem allows the user to select different onboard analog and digital components called user modules using the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters.

The device editor also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration allows for changing configurations at run time.

PSoC Designer sets up power-on initialization tables for selected PSoC block configurations and creates source code for an application framework. The framework contains software to operate the selected components and, if the project uses more than one operating configuration, contains routines to switch between different sets of PSoC block configurations at run time. PSoC Designer can print out a configuration sheet for a given project configuration for use during application programming in conjunction with the Device Data Sheet. Once the framework is generated, the user can add application-specific code to flesh out the framework. It's also possible to change the selected components and regenerate the framework.

#### Design Browser

The Design Browser allows users to select and import preconfigured designs into the user's project. Users can easily browse a catalog of preconfigured designs to facilitate time-to-design. Examples provided in the tools include a 300-baud modem, LIN Bus master and slave, fan controller, and magnetic card reader.

### Application Editor

In the Application Editor you can edit your C language and Assembly language source code. You can also assemble, compile, link, and build.

**Assembler.** The macro assembler allows the assembly code to be merged seamlessly with C code. The link libraries automatically use absolute addressing or can be compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compiler. A C language compiler is available that supports the PSoC family of devices. Even if you have never worked in the C language before, the product quickly allows you to create complete C programs for the PSoC family devices.

The embedded, optimizing C compiler provides all the features of C tailored to the PSoC architecture. It comes complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

### Debugger

The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing the designer to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read the program and read and write data memory, read and write IO registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

#### Online Help System

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

#### Hardware Tools

#### In-Circuit Emulator

A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and will operate with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.

### **Designing with User Modules**

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. Each block has several registers that determine its function and connectivity to other blocks, multiplexers, buses and to the IO pins. Iterative development cycles permit you to adapt the hardware as well as the software. This substantially lowers the risk of having to select a different part to meet the final design requirements.


To speed the development process, the PSoC Designer Integrated Development Environment (IDE) provides a library of pre-built, pre-tested hardware peripheral functions, called "User Modules." User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and mixed signal varieties. The standard User Module library contains over 50 common peripherals such as ADCs, DACs Timers, Counters, UARTs, and other not-so common peripherals such as DTMF Generators and Bi-Quad analog filter sections.

Each user module establishes the basic register settings that implement the selected function. It also provides parameters that allow you to tailor its precise configuration to your particular application. For example, a Pulse Width Modulator User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. User modules also provide tested software to cut your development time. The user module application programming interface (API) provides highlevel functions to control and respond to hardware events at run time. The API also provides optional interrupt service routines that you can adapt as needed.

The API functions are documented in user module data sheets that are viewed directly in the PSoC Designer IDE. These data sheets explain the internal operation of the user module and provide performance specifications. Each data sheet describes the use of each user module parameter and documents the setting of each register controlled by the user module.

The development process starts when you open a new project and bring up the Device Editor, a graphical user interface (GUI) for configuring the hardware. You pick the user modules you need for your project and map them onto the PSoC blocks with point-and-click simplicity. Next, you build signal chains by interconnecting user modules to each other and the IO pins. At this stage, you also configure the clock source connections and enter parameter values directly or by selecting values from drop-down menus. When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Application" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the high-level user module API functions.

#### **User Module and Source Code Development Flows**



The next step is to write your main program, and any sub-routines using PSoC Designer's Application Editor subsystem. The Application Editor includes a Project Manager that allows you to open the project source code files (including all generated code files) from a hierarchal view. The source code editor provides syntax coloring and advanced edit features for both C and assembly language. File search capabilities include simple string searches and recursive "grep-style" patterns. A single mouse click invokes the Build Manager. It employs a professional-strength "makefile" system to automatically analyze all file dependencies and run the compiler and assembler as necessary. Project-level options control optimization strategies used by the compiler and linker. Syntax errors are displayed in a console window. Double clicking the error message takes you directly to the offending line of source code. When all is correct, the linker builds a HEX file image suitable for programming.

The last step in the development process takes place inside the PSoC Designer's Debugger subsystem. The Debugger downloads the HEX image to the In-Circuit Emulator (ICE) where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and allows you define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.

### **Document Conventions**

### Acronyms Used

The following table lists the acronyms that are used in this document.

Acronym	Description
AC	alternating current
ADC	analog-to-digital converter
API	application programming interface
CPU	central processing unit
СТ	continuous time
DAC	digital-to-analog converter
DC	direct current
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
FSR	full scale range
GPIO	general purpose IO
GUI	graphical user interface
HBM	human body model
ICE	in-circuit emulator
ILO	internal low speed oscillator
IMO	internal main oscillator
Ю	input/output
IPOR	imprecise power on reset
LSb	least-significant bit
LVD	low voltage detect
MSb	most-significant bit
PC	program counter
PLL	phase-locked loop
POR	power on reset
PPOR	precision power on reset
PSoC®	Programmable System-on-Chip™
PWM	pulse width modulator
SC	switched capacitor
SLIMO	slow IMO
SMP	switch mode pump
SRAM	static random access memory

### Units of Measure

A units of measure table is located in the Electrical Specifications section. Table 3-1 on page 17 lists all the abbreviations used to measure the PSoC devices.

### **Numeric Naming**

Hexidecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexidecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (e.g., 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.

### **Table of Contents**

For an in depth discussion and more information on your PSoC device, obtain the *PSoC Mixed-Signal Array Technical Reference Manual* on <a href="http://www.cypress.com">http://www.cypress.com</a>. This document is organized into the following chapters and sections.

1.	Pin In	formation	n	8
	1.1	Pinouts		8
		1.1.1	16-Pin Part Pinout	8
		1.1.2	20-Pin Part Pinout	9
		1.1.3	28-Pin Part Pinout	10
		1.1.4	32-Pin Part Pinout	11
		1.1.5	56-Pin Part Pinout	12
2.	Dogio	tor Bofor	ence	4.4
۷.	2.1		Conventions	
	2.2		Mapping Tables	
3.	Electr	ical Spec	ifications	17
	3.1		Maximum Ratings	
	3.2		g Temperature	
	3.3		rical Characteristics	
		3.3.1	DC Chip-Level Specifications	
		3.3.2	DC General Purpose IO Specifications	
		3.3.3	DC Operational Amplifier Specifications	
		3.3.4	DC Low Power Comparator Specifications	
		3.3.5	DC Switch Mode Pump Specifications	
		3.3.6	DC Analog Mux Bus Specifications	
		3.3.7	DC POR and LVD Specifications	
		3.3.8	DC Programming Specifications	
	3.4		rical Characteristics	
		3.4.1	AC Chip-Level Specifications	
		3.4.2	AC General Purpose IO Specifications	
		3.4.3	AC Operational Amplifier Specifications	
		3.4.4	AC Low Power Comparator Specifications	
		3.4.5	AC Analog Mux Bus Specifications	
		3.4.6	AC Digital Block Specifications	
		3.4.7 3.4.8	AC External Clock Specifications	
		3.4.9	AC Programming Specifications	
			AC I2C Specifications	
4.	Packa		rmation	
	4.1		ng Dimensions	
	4.2		Impedances	
	4.3	Solder R	eflow Peak Temperature	36
5.	Devel	onment T	Tool Selection	37
٠.	5.1			
	0.1	5.1.1	PSoC Designer	
		5.1.2	PSoC Express%	
		5.1.3	PSoC Programmer	
		5.1.4	CY3202-C iMAGEcraft C Compiler	
	5.2		ment Kits	
		5.2.1	CY3215-DK Basic Development Kit	37
		5.2.2	CY3210-ExpressDK Development Kit	38
	5.3	Evaluation	on Tools	38
		5.3.1	CY3210-MiniProg1	
		5.3.2	CY3210-PSoCEval1	38
		5.3.3	CY3214-PSoCEvalUSB	38
	5.4	Device P	Programmers	
		5.4.1	CY3216 Modular Programmer	
		5.4.2	CY3207ISSP In-System Programmer	38
	5.5		ries (Emulation and Programming)	
	5.6		/ Tools	
	5.7	Build a F	SoC Emulator into Your Board	39
6.	Order	ina Infor	mation	40
٠.	6.1		Code Definitions	
_		·		
7.			rice Information	
	7.1		History	
	7.2	Copyrigh	its and Code Protection	42

## 1. Pin Information



This chapter describes, lists, and illustrates the CY8C21x34 PSoC device pins and pinout configurations.

### 1.1 Pinouts

The CY8C21x34 PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital IO and connection to the common analog bus. However, Vss, Vdd, SMP, and XRES are not capable of Digital IO.


### 1.1.1 16-Pin Part Pinout

Table 1-1. 16-Pin Part Pinout (SOIC)

Pin	Туре		Name	Description
No.	Digital	Analog	Name	Description
1	10	I, M	P0[7]	Analog column mux input.
2	Ю	I, M	P0[5]	Analog column mux input.
3	Ю	I, M	P0[3]	Analog column mux input, integrating input.
4	Ю	I, M	P0[1]	Analog column mux input, integrating input.
5	Power		SMP	Switch Mode Pump (SMP) connection to required external components.
6	Power		Vss	Ground connection.
7	10	М	P1[1]	I2C Serial Clock (SCL), ISSP-SCLK*.
8	Po	wer	Vss	Ground connection.
9	10	М	P1[0]	I2C Serial Data (SDA), ISSP-SDATA*.
10	10	М	P1[2]	
11	Ю	М	P1[4]	Optional External Clock Input (EXTCLK).
12	Ю	I, M	P0[0]	Analog column mux input.
13	10	I, M	P0[2]	Analog column mux input.
14	IO I, M P0[		P0[4]	Analog column mux input.
15	IO I, M P		P0[6]	Analog column mux input.
16	Po	wer	Vdd	Supply voltage.

 $\textbf{LEGEND} \ \ A = Analog, \ I = Input, \ O = Output, \ and \ M = Analog \ Mux \ Input.$ 

#### CY8C21234 16-Pin PSoC Device



<sup>\*</sup> These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Mixed-Signal Array Technical Reference Manual for details.


### 1.1.2 20-Pin Part Pinout

Table 1-2. 20-Pin Part Pinout (SSOP)

Pin	Ту	pe		
No.	Digital	Analog	Name	Description
1	IO	I, M	P0[7]	Analog column mux input.
2	Ю	I, M	P0[5]	Analog column mux input.
3	Ю	I, M	P0[3]	Analog column mux input, integrating input.
4	Ю	I, M	P0[1]	Analog column mux input, integrating input.
5	Pov	wer	Vss	Ground connection.
6	10	М	P1[7]	I2C Serial Clock (SCL).
7	Ю	IO M		I2C Serial Data (SDA).
8	Ю	М	P1[3]	
9	10	М	P1[1]	I2C Serial Clock (SCL), ISSP-SCLK*.
10	Pov	wer	Vss	Ground connection.
11	10	М	P1[0]	I2C Serial Data (SDA), ISSP-SDATA*.
12	Ю	М	P1[2]	
13	Ю	М	P1[4]	Optional External Clock Input (EXT-CLK).
14	Ю	М	P1[6]	
15	Inp	out	XRES	Active high external reset with internal pull down.
16	Ю	I, M	P0[0]	Analog column mux input.
17	Ю	I, M	P0[2]	Analog column mux input.
18	10	I, M	P0[4]	Analog column mux input.
19	10	I, M	P0[6]	Analog column mux input.
20	Pov	wer	Vdd	Supply voltage.

**LEGEND** A = Analog, I = Input, O = Output, and M = Analog Mux Input.

#### CY8C21334 20-Pin PSoC Device



<sup>\*</sup> These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Mixed-Signal Array Technical Reference Manual for details.


### 1.1.3 28-Pin Part Pinout

Table 1-3. 28-Pin Part Pinout (SSOP)

Pin	Ту	ре		
No.	Digital	Analog	Name	Description
1	Ю	I, M	P0[7]	Analog column mux input.
2	Ю	I, M	P0[5]	Analog column mux input and column output.
3	Ю	I, M	P0[3]	Analog column mux input and column output, integrating input.
4	Ю	I, M	P0[1]	Analog column mux input, integrating input.
5	Ю	М	P2[7]	
6	Ю	М	P2[5]	
7	Ю	I, M	P2[3]	Direct switched capacitor block input.
8	Ю	I, M	P2[1]	Direct switched capacitor block input.
9	Pov	wer	Vss	Ground connection.
10	Ю	М	P1[7]	I2C Serial Clock (SCL).
11	Ю	М	P1[5]	I2C Serial Data (SDA).
12	Ю	М	P1[3]	
13	Ю	М	P1[1]	I2C Serial Clock (SCL), ISSP-SCLK*.
14	Pov	wer	Vss	Ground connection.
15	Ю	М	P1[0]	I2C Serial Data (SDA), ISSP-SDATA*.
16	Ю	М	P1[2]	
17	Ю	М	P1[4]	Optional External Clock Input (EXT-CLK).
18	Ю	М	P1[6]	
19	Inp	out	XRES	Active high external reset with internal pull down.
20	Ю	I, M	P2[0]	Direct switched capacitor block input.
21	Ю	I, M	P2[2]	Direct switched capacitor block input.
22	10	М	P2[4]	
23	Ю	М	P2[6]	
24	Ю	I, M	P0[0]	Analog column mux input.
25	Ю	I, M	P0[2]	Analog column mux input.
26	Ю	I, M	P0[4]	Analog column mux input
27	Ю	I, M	P0[6]	Analog column mux input.
28	Po	wer	Vdd	Supply voltage.

**LEGEND** A: Analog, I: Input, O = Output, and M = Analog Mux Input.

#### CY8C21534 28-Pin PSoC Device



<sup>\*</sup> These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Mixed-Signal Array Technical Reference Manual for details.


### 1.1.4 32-Pin Part Pinout

Table 1-4. 32-Pin Part Pinout (QFN\*\*)


Pin	Tv	ре						
No.	Digital	Analog	Name	Description				
1	IO	I, M	P0[1]	Analog column mux input, integrating input.				
2	IO	М	P2[7]	input.				
3	IO	М	P2[5]					
4	IO	М	P2[3]					
5	IO	М	P2[1]					
6	IO	М	P3[3]	In CY8C21434 part.				
6	Por	wer	SMP	Switch Mode Pump (SMP) connection to required external components in CY8C21634 part.				
7	Ю	М	P3[1]	In CY8C21434 part.				
7	Po	wer	Vss	Ground connection in CY8C21634 part.				
8	Ю	М	P1[7]	I2C Serial Clock (SCL).				
9	Ю	М	P1[5]	I2C Serial Data (SDA).				
10	10	М	P1[3]					
11	Ю	М	P1[1]	I2C Serial Clock (SCL), ISSP-SCLK*.				
12	2 Power		Vss	Ground connection.				
13	10	М	P1[0]	I2C Serial Data (SDA), ISSP-SDATA*.				
14	10	М	P1[2]					
15	Ю	М	P1[4]	Optional External Clock Input (EXTCLK).				
16	Ю	М	P1[6]					
17	Inp	out	XRES	Active high external reset with internal pull down.				
18	Ю	М	P3[0]					
19	Ю	М	P3[2]					
20	Ю	М	P2[0]					
21	Ю	М	P2[2]					
22	Ю	М	P2[4]					
23	Ю	М	P2[6]					
24	Ю	I, M	P0[0]	Analog column mux input.				
25	10	I, M	P0[2]	Analog column mux input.				
26	10	I, M	P0[4]	Analog column mux input.				
27	10	I, M	P0[6]	Analog column mux input.				
28	Power		Vdd	Supply voltage.				
29	Ю	I, M	P0[7]	Analog column mux input.				
30	Ю	I, M	P0[5]	Analog column mux input.				
31	Ю	I, M	P0[3]	Analog column mux input, integrating input.				
32	Po	wer	Vss	Ground connection.				

**LEGEND** A = Analog, I = Input, O = Output, and M = Analog Mux Input.

#### CY8C21434 32-Pin PSoC Device



### CY8C21634 32-Pin PSoC Device



<sup>\*</sup> These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Mixed-Signal Array Technical Reference Manual for details.

<sup>\*\*</sup> The center pad on the QFN package should be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floated and not connected to any other signal.

### 1.1.5 56-Pin Part Pinout


The 56-pin SSOP part is for the CY8C21001 On-Chip Debug (OCD) PSoC device.

**Note** This part is only used for in-circuit debugging. It is NOT available for production.

Table 1-5. 56-Pin Part Pinout (SSOP)

No		Die 1-5. 56-Pin Part Pinout (550P)								
1	Pin		-	Pin	Description					
2					·					
3										
10					· ·					
5         IO         I         PQ[1]         Analog column mux input.           6         IO         P2[7]         IO         P2[8]           7         IO         P2[8]         IO         I         P2[9]         Direct switched capacitor block input.           9         IO         I         P2[1]         Direct switched capacitor block input.           10         I         P2[1]         Direct switched capacitor block input.           11         I         NC         No connection.           12         NC         No connection.           13         NC         No connection.           14         OCD         OCDE         OCD even data IO.           15         OCD         OCDO         OCD ddd data output.           16         Power         Vss         Ground connection.           17         Power         Vss         Ground connection.           18         Power         Vss         Ground connection.           19         IO         P3[3]         I           20         IO         P3[3]         I           21         NC         No connection.           22         NC         No connection.	_	_	-		9 1					
6         IO         P2[7]           7         IO         P2[5]           8         IO         I         P2[5]           9         IO         I         P2[1]         Direct switched capacitor block input.           10         I         P2[1]         Direct switched capacitor block input.           11         NC         NC connection.           11         NC         Nc connection.           12         NC         Nc connection.           13         NC         Nc connection.           14         OCD         OCDD         OCD OCD OCD odd data output.           15         OCD         OCDO         OCD OCD odd data output.           16         Power         VSS         Ground connection.           17         Power         VSS         Ground connection.           18         Power         VSS         Ground connection.           19         IO         P3[3]         P3[3]           20         IO         P3[3]         P1[7]           21         NC         Nc connection.           22         NC         Nc connection.           23         IO         P1[5]         I2C Serial Clock (SCL).					ŭ 1 1					
7			I		Analog column mux input.					
8	_	_								
9					Direct contacts of connection bloods in a set					
10	_				' '					
11	_	10	I		' '					
12										
13										
14				_						
15		OCD		_						
16										
17					·					
18	16	Po	wer	SIVIP						
19	17	Po	wer	Vss	Ground connection.					
20	18	Po	wer	Vss	Ground connection.					
21	19	10		P3[3]						
22	20	Ю		P3[1]						
10	21			NC	No connection.					
24         IO         P1[5]         I2C Serial Data (SDA).           25         NC         No connection.           26         IO         P1[3]         I <sub>FMTEST</sub> .           27         IO         P1[1]         Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK*.           28         Power         Vss         Ground connection.           29         NC         No connection.           30         NC         No connection.           31         IO         P1[0]         Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA*.           32         IO         P1[2]         V <sub>FMTEST</sub> .           33         IO         P1[4]         Optional External Clock Input (EXTCLK).           34         IO         P1[6]         No connection.           35         NC         No connection.           36         NC         No connection.           37         NC         No connection.           38         NC         No connection.           40         NC         No connection.           41         Input         XRES         Active high external reset with internal pull down.           42         OCD         HCLK         OCD High-speed clock output.	22			NC	No connection					
NC	23	Ю		P1[7]	I2C Serial Clock (SCL).					
26	24	10		P1[5]	I2C Serial Data (SDA).					
27	25			NC	No connection.					
SCL), ISSP-SCLK*.    Result	26	Ю		P1[3]	I <sub>FMTEST</sub> .					
28         Power         Vss         Ground connection.           29         NC         No connection.           30         NC         No connection.           31         IO         P1[0]         Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA*.           32         IO         P1[2]         VFMTEST.           33         IO         P1[4]         Optional External Clock Input (EXTCLK).           34         IO         P1[6]         No connection.           35         NC         No connection.           36         NC         No connection.           37         NC         No connection.           38         NC         No connection.           39         NC         No connection.           40         NC         No connection.           41         Input         XRES         Active high external reset with internal pull down.           42         OCD         HCLK         OCD high-speed clock output.           43         OCD         CCLK         OCD CPU clock output.           44         IO         P3[0]           45         IO         P3[2]           46         NC         No connection.	27	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK*.					
NC	28	Po	wer	Vss						
10	29			NC	No connection.					
10				NC						
32         IO         P1[2]         V <sub>FMTEST</sub> .           33         IO         P1[4]         Optional External Clock Input (EXTCLK).           34         IO         P1[6]            35         NC         No connection.           36         NC         No connection.           37         NC         No connection.           38         NC         No connection.           39         NC         No connection.           40         NC         No connection.           41         Input         XRES         Active high external reset with internal pull down.           42         OCD         HCLK         OCD high-speed clock output.           43         OCD         CCLK         OCD CPU clock output.           44         IO         P3[0]           45         IO         P3[2]           46         NC         No connection.	31	Ю		P1[0]						
33   IO	32	IO		P1[2]						
34         IO         P1[6]         NC         No connection.           35         NC         No connection.           36         NC         No connection.           37         NC         No connection.           38         NC         No connection.           39         NC         No connection.           40         NC         No connection.           41         Input         XRES         Active high external reset with internal pull down.           42         OCD         HCLK         OCD high-speed clock output.           43         OCD         CCLK         OCD CPU clock output.           44         IO         P3[0]           45         IO         P3[2]           46         NC         No connection.		_								
NC		_			Optional External Glock Input (EXTOLIT).					
36         NC         No connection.           37         NC         No connection.           38         NC         No connection.           39         NC         No connection.           40         NC         No connection.           41         Input         XRES         Active high external reset with internal pull down.           42         OCD         HCLK         OCD high-speed clock output.           43         OCD         CCLK         OCD CPU clock output.           44         IO         P3[0]           45         IO         P3[2]           46         NC         No connection.	_	10			No connection					
37         NC         No connection.           38         NC         No connection.           39         NC         No connection.           40         NC         No connection.           41         Input         XRES Active high external reset with internal pull down.           42         OCD         HCLK OCD high-speed clock output.           43         OCD         CCLK OCD CPU clock output.           44         IO         P3[0]           45         IO         P3[2]           46         NC         No connection.										
38         NC         No connection.           39         NC         No connection           40         NC         No connection           41         Input         XRES         Active high external reset with internal pull down.           42         OCD         HCLK         OCD high-speed clock output.           43         OCD         CCLK         OCD CPU clock output.           44         IO         P3[0]           45         IO         P3[2]           46         NC         No connection.										
39         NC         No connection           40         NC         No connection           41         Input         XRES         Active high external reset with internal pull down.           42         OCD         HCLK         OCD high-speed clock output.           43         OCD         CCLK         OCD CPU clock output.           44         IO         P3[0]           45         IO         P3[2]           46         NC         No connection.										
40         NC         No connection.           41         Input         XRES         Active high external reset with internal pull down.           42         OCD         HCLK         OCD high-speed clock output.           43         OCD         CCLK         OCD CPU clock output.           44         IO         P3[0]           45         IO         P3[2]           46         NC         No connection.										
41         Input         XRES         Active high external reset with internal pull down.           42         OCD         HCLK         OCD high-speed clock output.           43         OCD         CCLK         OCD CPU clock output.           44         IO         P3[0]           45         IO         P3[2]           46         NC         No connection.										
42         OCD         HCLK         OCD high-speed clock output.           43         OCD         CCLK         OCD CPU clock output.           44         IO         P3[0]           45         IO         P3[2]           46         NC         No connection.		In	out		Active high external reset with internal pull					
43         OCD         CCLK         OCD CPU clock output.           44         IO         P3[0]           45         IO         P3[2]           46         NC         No connection.	42	OCD		HCLK						
44     IO     P3[0]       45     IO     P3[2]       46     NC     No connection.										
45 IO P3[2] 46 NC No connection.										
46 NC No connection.										
					No connection.					

### CY8C21001 56-Pin PSoC Device



**Not for Production** 

Table 1-5. 56-Pin Part Pinout (SSOP)

48	Ю	ı	P2[0]	
49	Ю	ı	P2[2]	
50	Ю		P2[4]	
51	Ю		P2[6]	
52	Ю	ı	P0[0]	Analog column mux input.
53	Ю	ı	P0[2]	Analog column mux input and column output.
54	Ю	ı	P0[4]	Analog column mux input and column output.
55	Ю	I	P0[6]	Analog column mux input.
56	Power		Vdd	Supply voltage.

LEGEND : A = Analog, I = Input, O = Output, and OCD = On-Chip Debug.

<sup>\*</sup> These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Mixed-Signal Array Technical Reference Manual for details.

## 2. Register Reference



This chapter lists the registers of the CY8C21x34 PSoC device. For detailed register information, reference the PSoC Mixed-Signal Array Technical Reference Manual.

### 2.1 Register Conventions

The register conventions specific to this section are listed in the following table.

Convention	Description						
R	Read register or bit(s)						
W	Write register or bit(s)						
L	Logical register or bit(s)						
С	Clearable register or bit(s)						
#	Access is bit specific						

### 2.2 Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as IO space and is divided into two banks. The XOI bit in the Flag register (CPU\_F) determines which bank the user is currently in. When the XOI bit is set the user is in Bank 1.

**Note** In the following register mapping tables, blank fields are Reserved and should not be accessed.

2. Register Reference CY8C21x34 Final Data Sheet

### Register Map 0 Table: User Space

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRT0DR	00	RW		40		ASE10CR0	80	RW		C0	
PRT0IE	01	RW		41			81			C1	
PRT0GS	02	RW		42			82			C2	
PRT0DM2	03	RW		43			83			C3	
PRT1DR	04	RW		44		ASE11CR0	84	RW		C4	
PRT1IE	05	RW		45		4	85			C5	
PRT1GS PRT1DM2	06 07	RW RW		46 47		-	86 87			C6 C7	
PRT1DIVIZ	08	RW		48		-	88			C8	
PRT2IE	09	RW		49		1	89			C9	
PRT2GS	0A	RW		4A			8A			CA	
PRT2DM2	0B	RW		4B			8B			СВ	
PRT3DR	0C	RW		4C		1	8C			CC	
PRT3IE	0D	RW		4D			8D			CD	
PRT3GS	0E	RW		4E			8E			CE	
PRT3DM2	0F	RW		4F			8F			CF	
	10			50			90		CUR_PP	D0	RW
	11			51			91		STK_PP	D1	RW
	12			52			92			D2	
	13			53			93		IDX_PP	D3	RW
	14			54			94		MVR_PP	D4	RW
	15			55			95		MVW_PP	D5	RW
	16			56			96		I2C_CFG	D6	RW
	17			57			97		I2C_SCR	D7	#
	18			58			98		I2C_DR	D8	RW
	19 1A			59		-	99 9A		I2C_MSCR INT_CLR0	D9 DA	# RW
	1B			5A 5B		-	9B		INT_CLR0	DB	RW
	1C		1	5C		1	9C		INT_CERT	DC	IXVV
	1D			5D		1	9D		INT_CLR3	DD	RW
	1E			5E			9E		INT MSK3	DE	RW
	1F		1	5F		1	9F			DF	
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	W	AMUXCFG	61	RW		A1		INT_MSK1	E1	RW
DBB00DR2	22	RW	PWM_CR	62	RW		A2		INT_VC	E2	RC
DBB00CR0	23	#		63			А3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4			E4	
DBB01DR1	25	W		65			A5			E5	
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DBB01CR0	27	#		67			A7		DEC_CR1	E7	RW
DCB02DR0	28	#	ADC0_CR	68	#		A8			E8	
DCB02DR1	29	W	ADC1_CR	69	#		A9			E9	
DCB02DR2	2A 2B	RW #		6A			AA AB			EA	
DCB02CR0 DCB03DR0		1	TMP_DR0	6B 6C	RW	-	AC			EB EC	
DCB03DR0	2C 2D	# W	TMP_DR1	6D	RW	1	AD			ED	-
DCB03DR1	2E	RW	TMP_DR2	6E	RW	1	AE			EE	
DCB03CR0	2F	#	TMP_DR3	6F	RW		AF			EF	
202000.10	30		5.10	70		RDI0RI	B0	RW		F0	
	31		1	71		RDI0SYN	B1	RW	Ì	F1	
	32		ACE00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACE00CR2	73	RW	RDI0LT0	В3	RW		F3	
	34			74		RDI0LT1	B4	RW		F4	
	35			75		RDI0RO0	B5	RW		F5	
	36		ACE01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACE01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	3A			7A			BA			FA	
<u> </u>	3B			7B			BB			FB	
	3C		<b>.</b>	7C			BC		DAC D	FC	DVA
-	3D		<b>.</b>	7D			BD		DAC_D CPU_SCR1	FD	RW
-	3E 3F		<del>                                     </del>	7E 7F			BE BF		CPU_SCR1	FE FF	#
		L	should not be a		<u> </u>	# Access is bit		<u> </u>	OFU_SUKU	1 ' '	#

CY8C21x34 Final Data Sheet 2. Register Reference

Register Map 1 Table: Configuration Space

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW		40		ASE10CR0	80	RW		C0	
PRT0DM1	01	RW		41			81			C1	
PRT0IC0	02	RW		42			82			C2	
PRT0IC1	03	RW		43			83			C3	
PRT1DM0	04	RW		44		ASE11CR0	84	RW		C4	
PRT1DM1	05	RW		45			85			C5	
PRT1IC0 PRT1IC1	06 07	RW RW		46 47			86 87			C6 C7	
PRT1DM0	08	RW	<b>-</b>	48			88		-	C8	
PRT2DM1	09	RW	1	49			89		1	C9	
PRT2IC0	0A	RW		4A			8A			CA	
PRT2IC1	0B	RW		4B			8B			СВ	
PRT3DM0	0C	RW		4C			8C			CC	
PRT3DM1	0D	RW		4D			8D			CD	
PRT3IC0	0E	RW		4E			8E			CE	
PRT3IC1	0F	RW		4F			8F			CF	
	10			50			90		GDI_O_IN	D0	RW
	11			51			91		GDI_E_IN	D1	RW
	12			52			92		GDI_O_OU	D2	RW
-	13 14			53 54		1	93 94		GDI_E_OU	D3 D4	RW
-	15			55			95			D5	
	16		1	56			96		1	D6	
	17			57			97			D7	
	18			58			98		MUX_CR0	D8	RW
	19			59			99		MUX_CR1	D9	RW
	1A			5A			9A		MUX_CR2	DA	RW
	1B			5B			9B		MUX_CR3	DB	RW
	1C			5C			9C			DC	
	1D			5D			9D		OSC_GO_EN	DD	RW
	1E			5E			9E		OSC_CR4	DE	RW
	1F			5F			9F		OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1 E2	RW
DBB00OU		RW	ABF_CR0 AMD_CR0	62	RW RW		A2 A3		OSC_CR2 VLT_CR		RW RW
DBB01FN	23	RW	CMP_GO_EN	63 64	RW		A4		VLT_CMP	E3 E4	R
DBB01IN	25	RW	CIVII _GO_LIV	65	1244		A5		ADC0_TR	E5	RW
DBB01OU	26	RW	AMD_CR1	66	RW		A6		ADC1 TR	E6	RW
	27		ALT_CR0	67	RW		A7			E7	
DCB02FN	28	RW		68			A8		IMO_TR	E8	W
DCB02IN	29	RW		69			A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
	2B		CLK_CR3	6B	RW		AB		ECO_TR	EB	W
DCB03FN	2C	RW	TMP_DR0	6C	RW		AC			EC	
DCB03IN	2D	RW	TMP_DR1	6D	RW		AD			ED	
DCB03OU	2E	RW	TMP_DR2	6E	RW		AE			EE	
<del></del>	2F		TMP_DR3	6F	RW	PDIODI	AF	DIA/		EF	-
<del></del>	30		<del>                                     </del>	70 71		RDI0RI RDI0SYN	B0 B1	RW	<del>                                     </del>	F0 F1	
<del>                                     </del>	32		ACE00CR1	72	RW	RDI0STN RDI0IS	B2	RW	1	F2	-
	33		ACE00CR1	73	RW	RDI0LT0	B3	RW		F3	-
	34		02000112	74		RDI0LT1	B4	RW		F4	
	35		1	75		RDI0RO0	B5	RW	1	F5	
	36		ACE01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACE01CR2	77	RW	Ī	B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	3A			7A			BA		FLS_PR1	FA	RW
<u> </u>	3B			7B			BB			FB	
	3C			7C		<b>!</b>	BC		DAG 05	FC	DVA
	3D			7D		1	BD		DAC_CR	FD	RW
	3E 3F			7E 7F		1	BE BF		CPU_SCR1 CPU_SCR0	FE FF	#
L			should not be ac		l	# Access is bit		1	CFU_SCKU	FF	#

Blank fields are Reserved and should not be accessed.

# Access is bit specific.

## 3. Electrical Specifications



This chapter presents the DC and AC electrical specifications of the CY8C21x34 PSoC device. For the most up to date electrical specifications, confirm that you have the most recent data sheet by going to the web at <a href="http://www.cypress.com/psoc">http://www.cypress.com/psoc</a>.

Specifications are valid for -40°C ≤ T<sub>A</sub> ≤ 85°C and T<sub>J</sub> ≤ 100°C as specified, except where noted.

Refer to Table 3-15 for the electrical specifications on the internal main oscillator (IMO) using SLIMO mode.

Figure 3-1a. Voltage versus CPU Frequency





Figure 3-1b. IMO Frequency Trim Options



The following table lists the units of measure that are used in this chapter.

Table 3-1: Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degree Celsius	μW	microwatts
dB	decibels	mA	milli-ampere
fF	femto farad	ms	milli-second
Hz	hertz	mV	milli-volts
KB	1024 bytes	nA	nanoampere
Kbit	1024 bits	ns	nanosecond
kHz	kilohertz	nV	nanovolts
kΩ	kilohm	Ω	ohm
MHz	megahertz	pA	picoampere
MΩ	megaohm	pF	picofarad
μΑ	microampere	рр	peak-to-peak
μF	microfarad	ppm	parts per million
μН	microhenry	ps	picosecond
μ\$	microsecond	sps	samples per second
μV	microvolts	σ	sigma: one standard deviation
μVrms	microvolts root-mean-square	V	volts

### 3.1 Absolute Maximum Ratings

**Table 3-2. Absolute Maximum Ratings** 

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>STG</sub>	Storage Temperature	-55	25	+100	°C	Higher storage temperatures will reduce data retention time. Recommended storage temperature is +25°C ± 25°C. Extended duration storage temperatures above 65°C will degrade reliability.
TA	Ambient Temperature with Power Applied	-40	-	+85	oC	
Vdd	Supply Voltage on Vdd Relative to Vss	-0.5	_	+6.0	V	
V <sub>IO</sub>	DC Input Voltage	Vss - 0.5	-	Vdd + 0.5	V	
V <sub>IOZ</sub>	DC Voltage Applied to Tri-state	Vss - 0.5	-	Vdd + 0.5	V	
I <sub>MIO</sub>	Maximum Current into any Port Pin	-25	-	+50	mA	
ESD	Electro Static Discharge Voltage	2000	-	-	V	Human Body Model ESD.
LU	Latch-up Current	-	-	200	mA	

### 3.2 Operating Temperature

**Table 3-3. Operating Temperature** 

Symbol	Description	Min	Тур	Max	Units	Notes
TA	Ambient Temperature	-40	-	+85	°C	
TJ	Junction Temperature	-40	_	+100		The temperature rise from ambient to junction is package specific. See "Thermal Impedances" on page 36. The user must limit the power consumption to comply with this requirement.

### 3.3 DC Electrical Characteristics

### 3.3.1 DC Chip-Level Specifications

Table 3-4. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd	Supply Voltage	2.40	-	5.25	V	See table titled "DC POR and LVD Specifications" on page 22.
I <sub>DD</sub>	Supply Current, IMO = 24 MHz	_	3	4	mA	Conditions are Vdd = 5.0V, TA = 25°C, CPU = 3 MHz, 48 MHz disabled. VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz.
I <sub>DD3</sub>	Supply Current, IMO = 6 MHz using SLIMO mode.	_	1.2	2	mA	Conditions are Vdd = 3.3V, T <sub>A</sub> = 25°C, CPU = 3 MHz, clock doubler disabled. VC1 = 375 kHz, VC2 = 23.4 kHz, VC3 = 0.091 kHz.
I <sub>DD27</sub>	Supply Current, IMO = 6 MHz using SLIMO mode.	-	1.1	1.5	mA	Conditions are Vdd = 2.55V, T <sub>A</sub> = 25°C, CPU = 3 MHz, clock doubler disabled. VC1 = 375 kHz, VC2 = 23.4 kHz, VC3 = 0.091 kHz.
I <sub>SB27</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and internal slow oscillator active. Mid temperature range.	-	2.6	4.	μА	$Vdd = 2.55V, 0^{\circ}C \le T_A \le 40^{\circ}C.$
I <sub>SB</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and internal slow oscillator active.	-	2.8	5	μА	$Vdd = 3.3V, -40^{\circ}C \le T_A \le 85^{\circ}C.$
VREF	Reference Voltage (Bandgap)	1.28	1.30	1.32	V	Trimmed for appropriate Vdd. Vdd = 3.0V to 5.25V.

**Table 3-4. DC Chip-Level Specifications** (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
VREF27	Reference Voltage (Bandgap)	1.16	1.30	1.33	V	Trimmed for appropriate Vdd. Vdd = 2.4V to 3.0V.
AGND	Analog Ground	V <sub>REF</sub> - 0.003	V <sub>REF</sub>	V <sub>REF</sub> + 0.003	V	

### 3.3.2 DC General Purpose IO Specifications

Table 3-5. 5V and 3.3V DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>PU</sub>	Pull-up Resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull-down Resistor	4	5.6	8	kΩ	
Voн	High Output Level	Vdd - 1.0	-	-	V	IOH = 10 mA, Vdd = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])).
VoL	Low Output Level	-	-	0.75	V	IOL = 25 mA, Vdd = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])).
VIL	Input Low Level	-	-	0.8	V	Vdd = 3.0 to 5.25.
ViH	Input High Level	2.1	-		V	Vdd = 3.0 to 5.25.
VH	Input Hysteresis	-	60	-	mV	
I <sub>IL</sub>	Input Leakage (Absolute Value)	_	1	_	nA	Gross tested to 1 μA.
C <sub>IN</sub>	Capacitive Load on Pins as Input	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.
Cout	Capacitive Load on Pins as Output	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.

Table 3-6. 2.7V DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>PU</sub>	Pull-up Resistor	4	5.6	8	kΩ	
R <sub>PD</sub>	Pull-down Resistor	4	5.6	8	kΩ	
Voн	High Output Level	Vdd - 0.4	-	-	V	IOH = 2.5 mA (6.25 Typ), Vdd = 2.4 to 3.0V (16 mA maximum, 50 mA Typ combined IOH budget).
VoL	Low Output Level	-	_	0.75	V	IOL = 10 mA, Vdd = 2.4 to 3.0V (90 mA maximum combined IOL budget).
V <sub>IL</sub>	Input Low Level	-	-	0.75	V	Vdd = 2.4 to 3.0.
ViH	Input High Level	2.0	-	-	V	Vdd = 2.4 to 3.0.
VH	Input Hysteresis	-	90	-	mV	
I <sub>I</sub> L	Input Leakage (Absolute Value)	-	1	-	nA	Gross tested to 1 μA.
CIN	Capacitive Load on Pins as Input	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.
Cout	Capacitive Load on Pins as Output	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.

### 3.3.3 DC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 2.4V to 3.0V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at 25°C and are for design guidance only.

**Table 3-7. 5V DC Operational Amplifier Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
Vosoa	Input Offset Voltage (absolute value)	-	2.5	15	mV	
TCVosoa	Average Input Offset Voltage Drift	_	10	_	μV/ºC	
I <sub>EBOA</sub> a	Input Leakage Current (Port 0 Analog Pins)	-	200	-	pA	Gross tested to 1 μA.
CINOA	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
Vсмоа	Common Mode Voltage Range	0.0	-	Vdd - 1	V	
GOLOA	Open Loop Gain	_	80	_	dB	
Isoa	Amplifier Supply Current	_	10	30	μА	

a. Atypical behavior: IEBOA of Port 0 Pin 0 is below 1 nA at 25°C; 50 nA over temperature. Use Port 0 Pins 1-7 for the lowest leakage of 200 nA.

Table 3-8. 3.3V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vosoa	Input Offset Voltage (absolute value)	-	2.5	15	mV	
TCV <sub>OSOA</sub>	Average Input Offset Voltage Drift	-	10	-	μV/oC	
I <sub>EBOA</sub> <sup>a</sup>	Input Leakage Current (Port 0 Analog Pins)	-	200	-	pA	Gross tested to 1 μA.
CINOA	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
Vсмоа	Common Mode Voltage Range	0	_	Vdd - 1	V	
GOLOA	Open Loop Gain	_	80	-	dB	
Isoa	Amplifier Supply Current	-	10	30	μΑ	

a. Atypical behavior: I<sub>EBOA</sub> of Port 0 Pin 0 is below 1 nA at 25°C; 50 nA over temperature. Use Port 0 Pins 1-7 for the lowest leakage of 200 nA.

Table 3-9. 2.7V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vosoa	Input Offset Voltage (absolute value)	-	2.5	15	mV	
TCV <sub>OSOA</sub>	Average Input Offset Voltage Drift	-	10	-	μV/ºC	
I <sub>EBOA</sub> a	Input Leakage Current (Port 0 Analog Pins)	-	200	-	pA	Gross tested to 1 μA.
CINOA	Input Capacitance (Port 0 Analog Pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
VCMOA	Common Mode Voltage Range	0	-	Vdd - 1	٧	
GOLOA	Open Loop Gain	-	80	-	dB	
Isoa	Amplifier Supply Current	-	10	30	μА	

a. Atypical behavior: I<sub>EBOA</sub> of Port 0 Pin 0 is below 1 nA at 25°C; 50 nA over temperature. Use Port 0 Pins 1-7 for the lowest leakage of 200 nA.

### 3.3.4 DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 2.4V to 3.0V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 3-10. DC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
VREFLPC	Low power comparator (LPC) reference voltage range	0.2	-	Vdd - 1	<b>V</b>	
ISLPC	LPC supply current	-	10	40	μΑ	
Voslpc	LPC voltage offset	-	2.5	30	mV	


### 3.3.5 DC Switch Mode Pump Specifications

Table 3-11. DC Switch Mode Pump (SMP) Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
VPUMP5V	5V Output Voltage from Pump	4.75	5.0	5.25	V	Configuration of footnote. <sup>a</sup> Average, neglecting ripple. SMP trip voltage is set to 5.0V.
V <sub>PUMP3V</sub>	3.3V Output Voltage from Pump	3.00	3.25	3.60	V	Configuration of footnote. <sup>a</sup> Average, neglecting ripple. SMP trip voltage is set to 3.25V.
V <sub>PUMP2V</sub>	2.6V Output Voltage from Pump	2.45	2.55	2.80	V	Configuration of footnote.a Average, neglecting ripple. SMP trip voltage is set to 2.55V.
IPUMP	Available Output Current					Configuration of footnote.a
	$V_{BAT} = 1.8V$ , $V_{PUMP} = 5.0V$	5	-	_	mA	SMP trip voltage is set to 5.0V.
	V <sub>BAT</sub> = 1.5V, V <sub>PUMP</sub> = 3.25V	8	-	-	mA	SMP trip voltage is set to 3.25V.
	V <sub>BAT</sub> = 1.3V, V <sub>PUMP</sub> = 2.55V	8	-	-	mA	SMP trip voltage is set to 2.55V.
V <sub>BAT5</sub> V	Input Voltage Range from Battery	1.8	-	5.0	V	Configuration of footnote.a SMP trip voltage is set to 5.0V.
V <sub>BAT3V</sub>	Input Voltage Range from Battery	1.0	_	3.3	V	Configuration of footnote.a SMP trip voltage is set to 3.25V.
VBAT2V	Input Voltage Range from Battery	1.0	_	2.8	V	Configuration of footnote. <sup>a</sup> SMP trip voltage is set to 2.55V.
VBATSTART	Minimum Input Voltage from Battery to Start Pump	1.2	-	-	V	Configuration of footnote.a $0 \circ C \le T_A \le 100$ . 1.25V at $T_A = -40 \circ C$ .
$\Delta VPUMP\_Line$	Line Regulation (over Vi range)	-	5	-	%Vo	Configuration of footnote. <sup>a</sup> Vo is the "Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 3-13 on page 22.
$\Delta VPUMP\_Load$	Load Regulation	-	5	-	%Vo	Configuration of footnote.a Vo is the "Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 3-13 on page 22.
$\Delta V_{PUMP\_Ripple}$	Output Voltage Ripple (depends on cap/load)	_	100	-	mVpp	Configuration of footnote.a Load is 5 mA.
E <sub>3</sub>	Efficiency	35	50	-	%	Configuration of footnote.a Load is 5 mA. SMP trip voltage is set to 3.25V.
E <sub>2</sub>	Efficiency	35	80	-	%	For I load = 1mA, V <sub>PUMP</sub> = 2.55V, V <sub>BAT</sub> = 1.3V, 10 uH inductor, 1 uF capacitor, and Schottky diode.
F <sub>PUMP</sub>	Switching Frequency	_	1.3	_	MHz	
DC <sub>PUMP</sub>	Switching Duty Cycle	-	50	_	%	

a.  $L_1 = 2 \mu H$  inductor,  $C_1 = 10 \mu F$  capacitor,  $D_1 = S$ chottky diode. See Figure 3-2.

Figure 3-2. Basic Switch Mode Pump Circuit



### 3.3.6 DC Analog Mux Bus Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 2.4V to 3.0V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at  $25^{\circ}C$  and are for design guidance only.

Table 3-12. DC Analog Mux Bus Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Rsw	Switch Resistance to Common Analog Bus		ı	400 800	$\Omega$ $\Omega$	$\begin{array}{l} Vdd \geq \ 2.7V \\ 2.4V \leq Vdd \leq \ 2.7V \end{array}$
R <sub>VDD</sub>	Resistance of Initialization Switch to Vdd	_	_	800	Ω	

### 3.3.7 DC POR and LVD Specifications

Table 3-13. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
	Vdd Value for PPOR Trip					Vdd must be greater than or equal to 2.5V
VPPOR0	PORLEV[1:0] = 00b		2.36	2.40	V	during startup, reset from the XRES pin, or reset from Watchdog.
VPPOR1	PORLEV[1:0] = 01b	-	2.82	2.95	V	reset from watchdog.
VPPOR2	PORLEV[1:0] = 10b		4.55	4.70	V	
	Vdd Value for LVD Trip					
$V_{\text{LVD0}}$	VM[2:0] = 000b	2.40	2.45	2.51a	V	
V <sub>LVD1</sub>	VM[2:0] = 001b	2.85	2.92	2.99 <sup>b</sup>	V	
$V_{LVD2}$	VM[2:0] = 010b	2.95	3.02	3.09	V	
$V_{LVD3}$	VM[2:0] = 011b	3.06	3.13	3.20	V	
$V_{LVD4}$	VM[2:0] = 100b	4.37	4.48	4.55	V	
V <sub>LVD5</sub>	VM[2:0] = 101b	4.50	4.64	4.75	V	
V <sub>LVD6</sub>	VM[2:0] = 110b	4.62	4.73	4.83	V	
V <sub>LVD7</sub>	VM[2:0] = 111b	4.71	4.81	4.95	V	
	Vdd Value for PUMP Trip					
V <sub>PUMP0</sub>	VM[2:0] = 000b	2.45	2.55	2.62c	V	
V <sub>PUMP1</sub>	VM[2:0] = 001b	2.96	3.02	3.09	V	
V <sub>PUMP2</sub>	VM[2:0] = 010b	3.03	3.10	3.16	V	
V <sub>PUMP3</sub>	VM[2:0] = 011b	3.18	3.25	3.32 <sup>d</sup>	V	
V <sub>PUMP4</sub>	VM[2:0] = 100b	4.54	4.64	4.74	V	
V <sub>PUMP5</sub>	VM[2:0] = 101b	4.62	4.73	4.83	V	
V <sub>PUMP6</sub>	VM[2:0] = 110b	4.71	4.82	4.92	V	
VPUMP7	VM[2:0] = 111b	4.89	5.00	5.12	V	

a. Always greater than 50 mV above VPPOR (PORLEV = 00) for falling supply.

b. Always greater than 50 mV above V<sub>PPOR</sub> (PORLEV = 01) for falling supply.

c. Always greater than 50 mV above VLVDo.

d. Always greater than 50 mV above  $V_{\text{LVD3}}$ .

### 3.3.8 DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, 3.0V to 3.6V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, or 2.4V to 3.0V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  85°C, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at 25°C and are for design guidance only.

**Table 3-14. DC Programming Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
Vddiwrite	Supply Voltage for Flash Write Operations	2.70	-	_	V	
I <sub>DDP</sub>	Supply Current During Programming or Verify	-	5	25	mA	
V <sub>ILP</sub>	Input Low Voltage During Programming or Verify	-	-	0.8	٧	
VIHP	Input High Voltage During Programming or Verify	2.2	-	-	٧	
I <sub>ILP</sub>	Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify	-	-	0.2	mA	Driving internal pull-down resistor.
I <sub>IHP</sub>	Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify	-	-	1.5	mA	Driving internal pull-down resistor.
V <sub>OLV</sub>	Output Low Voltage During Programming or Verify	-	-	Vss + 0.75	V	
Vohv	Output High Voltage During Programming or Verify	Vdd - 1.0	-	Vdd	V	
FlashENPB	Flash Endurance (per block)	50,000	-	_	_	Erase/write cycles per block.
Flashent	Flash Endurance (total) <sup>a</sup>	1,800,000	-	_	-	Erase/write cycles.
Flash <sub>DR</sub>	Flash Data Retention	10	_	_	Years	

a. A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles).

For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.

### 3.4 AC Electrical Characteristics

### 3.4.1 AC Chip-Level Specifications

Table 3-15. 5V and 3.3V AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
FIMO24	Internal Main Oscillator Frequency for 24 MHz	23.4	24	24.6a,b,c	MHz	Trimmed for 5V or 3.3V operation using factory trim values. See Figure 3-1b on page 17. SLIMO mode = 0.
FIMO6	Internal Main Oscillator Frequency for 6 MHz	5.75	6	6.35a,b,c	MHz	Trimmed for 5V or 3.3V operation using factory trim values. See Figure 3-1b on page 17. SLIMO mode = 1.
F <sub>CPU1</sub>	CPU Frequency (5V Nominal)	0.93	24	24.6a,b	MHz	24 MHz only for SLIMO mode = 0.
F <sub>CPU2</sub>	CPU Frequency (3.3V Nominal)	0.93	12	12.3 <sup>b,c</sup>	MHz	
F <sub>BLK5</sub>	Digital PSoC Block Frequency (5V Nominal)	0	48	49.2a,b,d	MHz	Refer to the AC Digital Block Specifications below.
F <sub>BLK33</sub>	Digital PSoC Block Frequency (3.3V Nominal)	0	24	24.6 <sup>b,d</sup>	MHz	
F <sub>32K1</sub>	Internal Low Speed Oscillator Frequency	15	32	64	kHz	
Jitter32k	32 kHz RMS Period Jitter	-	100	200	ns	
Jitter32k	32 kHz Peak-to-Peak Period Jitter	-	1400	-		
T <sub>XRST</sub>	External Reset Pulse Width	10	-	-	μS	
DC24M	24 MHz Duty Cycle	40	50	60	%	
Step24M	24 MHz Trim Step Size	-	50	_	kHz	
Fout48M	48 MHz Output Frequency	46.8	48.0	49.2a,c	MHz	Trimmed. Utilizing factory trim values.
Jitter24M1	24 MHz Peak-to-Peak Period Jitter (IMO)	-	600		ps	
F <sub>MAX</sub>	Maximum frequency of signal on row input or row output.	-	-	12.3	MHz	
TRAMP	Supply Ramp Time	0	-	-	μS	

a. 4.75V < Vdd < 5.25V.

Table 3-16. 2.7V AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
FIMO12	Internal Main Oscillator Frequency for 12 MHz	11.5	12	12.7a,b,c	MHz	Trimmed for 2.7V operation using factory trim values. See Figure 3-1b on page 17. SLIMO mode = 1.
FIMO6	Internal Main Oscillator Frequency for 6 MHz	5.75	6	6.35a,b,c	MHz	Trimmed for 2.7V operation using factory trim values. See Figure 3-1b on page 17. SLIMO mode = 1.
F <sub>CPU1</sub>	CPU Frequency (2.7V Nominal)	0.093	3	3.15a,b	MHz	24 MHz only for SLIMO mode = 0.
FBLK27	Digital PSoC Block Frequency (2.7V Nominal)	0	12	12.5 <sup>a,b,c</sup>	MHz	Refer to the AC Digital Block Specifications below.
F <sub>32K1</sub>	Internal Low Speed Oscillator Frequency	8	32	96	kHz	
Jitter32k	32 kHz RMS Period Jitter	-	150	200	ns	
Jitter32k	32 kHz Peak-to-Peak Period Jitter	_	1400	-		
T <sub>XRST</sub>	External Reset Pulse Width	10	-	-	μS	
F <sub>MAX</sub>	Maximum frequency of signal on row input or row output.	_	-	12.3	MHz	
T <sub>RAMP</sub>	Supply Ramp Time	0	-	-	μS	

a. 2.4V < Vdd < 3.0V.

b. Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.

c. 3.0V < Vdd < 3.6V. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on trimming for operation at 3.3V.

d. See the individual user module data sheets for information on maximum frequencies for user modules.

b. Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.

c. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on maximum frequency for user modules.

Figure 3-3. 24 MHz Period Jitter (IMO) Timing Diagram



Figure 3-4. 32 kHz Period Jitter (ILO) Timing Diagram



### 3.4.2 AC General Purpose IO Specifications


Table 3-17. 5V and 3.3V AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
FGPIO	GPIO Operating Frequency	0	-	12	MHz	Normal Strong Mode
TRiseF	Rise Time, Normal Strong Mode, Cload = 50 pF	3	-	18	ns	Vdd = 4.5 to 5.25V, 10% - 90%
TFallF	Fall Time, Normal Strong Mode, Cload = 50 pF	2	-	18	ns	Vdd = 4.5 to 5.25V, 10% - 90%
TRiseS	Rise Time, Slow Strong Mode, Cload = 50 pF	7	27	-	ns	Vdd = 3 to 5.25V, 10% - 90%
TFallS	Fall Time, Slow Strong Mode, Cload = 50 pF	7	22	-	ns	Vdd = 3 to 5.25V, 10% - 90%

Table 3-18. 2.7V AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>GPIO</sub>	GPIO Operating Frequency	0	-	3	MHz	Normal Strong Mode
TRiseF	Rise Time, Normal Strong Mode, Cload = 50 pF	6	_	50	ns	Vdd = 2.4 to 3.0V, 10% - 90%
TFallF	Fall Time, Normal Strong Mode, Cload = 50 pF	6	-	50	ns	Vdd = 2.4 to 3.0V, 10% - 90%
TRiseS	Rise Time, Slow Strong Mode, Cload = 50 pF	18	40	120	ns	Vdd = 2.4 to 3.0V, 10% - 90%
TFallS	Fall Time, Slow Strong Mode, Cload = 50 pF	18	40	120	ns	Vdd = 2.4 to 3.0V, 10% - 90%

Figure 3-5. GPIO Timing Diagram



### 3.4.3 AC Operational Amplifier Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 2.4V to 3.0V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at  $25^{\circ}C$  and are for design guidance only.

Table 3-19. AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
TCOMP	Comparator Mode Response Time, 50 mV Overdrive			100 200	ns ns	Vdd ≥ 3.0V. 2.4V < Vcc < 3.0V.

### 3.4.4 AC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 2.4V to 3.0V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V at  $25^{\circ}C$  and are for design guidance only.

Table 3-20. AC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>RLPC</sub>	LPC response time	-	-	50	μS	$\geq$ 50 mV overdrive comparator reference set within $V_{\mbox{\scriptsize REFLPC}}.$

### 3.4.5 AC Analog Mux Bus Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , 3.0V to 3.6V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , or 2.4V to 3.0V and  $-40^{\circ}C \le T_A \le 85^{\circ}C$ , respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at  $25^{\circ}C$  and are for design guidance only.

Table 3-21. AC Analog Mux Bus Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Fsw	Switch Rate	-	-	3.17	MHz	

### 3.4.6 AC Digital Block Specifications

Table 3-22. 5V and 3.3V AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
All	Maximum Block Clocking Frequency (> 4.75V)			49.2	MHz	4.75V < Vdd < 5.25V.
Functions	Maximum Block Clocking Frequency (< 4.75V)			24.6	MHz	3.0V < Vdd < 4.75V.
Timer	Capture Pulse Width	50a	_	-	ns	
	Maximum Frequency, No Capture	_	_	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, With or Without Capture	_	_	24.6	MHz	
Counter	Enable Pulse Width	50	_	-	ns	
	Maximum Frequency, No Enable Input	_	_	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, Enable Input	-	_	24.6	MHz	
Dead Band	Kill Pulse Width:					
	Asynchronous Restart Mode	20	_	-	ns	
	Synchronous Restart Mode	50	_	-	ns	
	Disable Mode	50	_	_	ns	
	Maximum Frequency	-	_	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	-	-	49.2	MHz	4.75V < Vdd < 5.25V.

Table 3-22. 5V and 3.3V AC Digital Block Specifications (continued)

CRCPRS (CRC Mode)	Maximum Input Clock Frequency	_	-	24.6	MHz	
SPIM	Maximum Input Clock Frequency	-	-	8.2	MHz	Maximum data rate at 4.1 MHz due to 2 x over clocking.
SPIS	Maximum Input Clock Frequency	-	-	4.1	MHz	
	Width of SS_ Negated Between Transmissions	50	-	-	ns	
Transmitter	Maximum Input Clock Frequency  Maximum Input Clock Frequency with Vdd ≥ 4.75V, 2  Stop Bits	-	-	24.6 49.2	MHz MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.  Maximum data rate at 6.15 MHz due to 8 x over clocking.
Receiver	Maximum Input Clock Frequency  Maximum Input Clock Frequency with Vdd ≥ 4.75V, 2  Stop Bits	-	-	24.6 49.2	MHz MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.  Maximum data rate at 6.15 MHz due to 8 x over clocking.

a. 50 ns minimum input pulse width is based on the input synchronizers running at 12 MHz (84 ns nominal period).

Table 3-23. 2.7V AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
All Functions	Maximum Block Clocking Frequency			12.7	MHz	2.4V < Vdd < 3.0V.
Timer	Capture Pulse Width	100a	_	-	ns	
	Maximum Frequency, With or Without Capture	-	_	12.7	MHz	
Counter	Enable Pulse Width	100	-	-	ns	
	Maximum Frequency, No Enable Input	-	-	12.7	MHz	
	Maximum Frequency, Enable Input	-	-	12.7	MHz	
Dead Band	Kill Pulse Width:					
	Asynchronous Restart Mode	20	-	-	ns	
	Synchronous Restart Mode	100	-	-	ns	
	Disable Mode	100	_	_	ns	
	Maximum Frequency	-	-	12.7	MHz	
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	-	_	12.7	MHz	
CRCPRS (CRC Mode)	Maximum Input Clock Frequency	_	_	12.7	MHz	
SPIM	Maximum Input Clock Frequency	_	-	6.35	MHz	Maximum data rate at 3.17 MHz due to 2 x over clocking.
SPIS	Maximum Input Clock Frequency	_	_	4.1	MHz	
	Width of SS_ Negated Between Transmissions	100	_	-	ns	
Transmitter	Maximum Input Clock Frequency	-	-	12.7	MHz	Maximum data rate at 1.59 MHz due to 8 x over clocking.
Receiver	Maximum Input Clock Frequency	-	-	12.7	MHz	Maximum data rate at 1.59 MHz due to 8 x over clocking.

a. 100 ns minimum input pulse width is based on the input synchronizers running at 12 MHz (84 ns nominal period).

### 3.4.7 AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , or 3.0V to 3.6V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at  $25^{\circ}C$  and are for design guidance only.

Table 3-24. 5V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
FOSCEXT	Frequency	0.093	_	24.6	MHz	
-	High Period	20.6	_	5300	ns	
-	Low Period	20.6	_	-	ns	
-	Power Up IMO to Switch	150	_	_	μS	

### Table 3-25. 3.3V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
FOSCEXT	Frequency with CPU Clock divide by 1	0.093	_	12.3	MHz	Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
FOSCEXT	Frequency with CPU Clock divide by 2 or greater	0.186	_	24.6	MHz	If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met.
_	High Period with CPU Clock divide by 1	41.7	-	5300	ns	
_	Low Period with CPU Clock divide by 1	41.7	_	-	ns	
_	Power Up IMO to Switch	150	_	-	μS	

### Table 3-26. 2.7V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
FOSCEXT	Frequency with CPU Clock divide by 1	0.093	_	3.08	MHz	Maximum CPU frequency is 3 MHz at 2.7V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
FOSCEXT	Frequency with CPU Clock divide by 2 or greater	0.186	-	6.35	MHz	If the frequency of the external clock is greater than 3 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met.
_	High Period with CPU Clock divide by 1	160	-	5300	ns	
-	Low Period with CPU Clock divide by 1	160	-	-	ns	
-	Power Up IMO to Switch	150	_	_	μS	

### 3.4.8 AC Programming Specifications

**Table 3-27. AC Programming Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
TRSCLK	Rise Time of SCLK	1	-	20	ns	
T <sub>FSCLK</sub>	Fall Time of SCLK	1	_	20	ns	
TSSCLK	Data Set up Time to Falling Edge of SCLK	40	_	_	ns	
THSCLK	Data Hold Time from Falling Edge of SCLK	40	_	_	ns	
FSCLK	Frequency of SCLK	0	_	8	MHz	
TERASEB	Flash Erase Time (Block)	-	15	_	ms	
TWRITE	Flash Block Write Time	-	30	_	ms	
TDSCLK	Data Out Delay from Falling Edge of SCLK	-	_	45	ns	3.6 < Vdd
T <sub>DSCLK3</sub>	Data Out Delay from Falling Edge of SCLK	-	_	50	ns	$3.0 \le Vdd \le 3.6$
T <sub>DSCLK2</sub>	Data Out Delay from Falling Edge of SCLK	-	_	70	ns	2.4 ≤ Vdd ≤ 3.0

### 3.4.9 AC I2C Specifications

Table 3-28. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins for Vdd ≥ 3.0V


		Standa	rd Mode	Fast	Mode		
Symbol	Description	Min	Max	Min	Max	Units	Notes
FSCLI2C	SCL Clock Frequency	0	100	0	400	kHz	
T <sub>HDSTAI2C</sub>	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	-	0.6	-	μS	
T <sub>LOWI2C</sub>	LOW Period of the SCL Clock	4.7	-	1.3	-	μS	
T <sub>HIGHI2C</sub>	HIGH Period of the SCL Clock	4.0	-	0.6	-	μS	
T <sub>SUSTAI2C</sub>	Set-up Time for a Repeated START Condition	4.7	-	0.6	-	μS	
T <sub>HDDATI2</sub> C	Data Hold Time	0	-	0	-	μS	
T <sub>SUDATI2C</sub>	Data Set-up Time	250	-	100a	-	ns	
Tsustoi2C	Set-up Time for STOP Condition	4.0	-	0.6	-	μS	
T <sub>BUF12</sub> C	Bus Free Time Between a STOP and START Condition	4.7	-	1.3	-	μS	
TSPI2C	Pulse Width of spikes are suppressed by the input filter.	_	-	0	50	ns	

a. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement t<sub>SU:DAT</sub> ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU:DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.

Table 3-29. 2.7V AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins (Fast Mode not Supported)

		Standa	Standard Mode Fast Mode		Mode		
Symbol	Description	Min	Max	Min	Max	Units	Notes
F <sub>SCLI2</sub> C	SCL Clock Frequency	0	100	-	-	kHz	
T <sub>HDSTAI2C</sub>	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	-	-	-	μS	
TLOWI2C	LOW Period of the SCL Clock	4.7	_	-	-	μS	
T <sub>HIGHI2C</sub>	HIGH Period of the SCL Clock	4.0	-	-	-	μS	
TSUSTAI2C	Set-up Time for a Repeated START Condition	4.7	_	-	-	μS	
T <sub>HDDATI2</sub> C	Data Hold Time	0	-	-	-	μS	
T <sub>SUDATI2</sub> C	Data Set-up Time	250	-	-	-	ns	
T <sub>SUSTOI2C</sub>	Set-up Time for STOP Condition	4.0	-	-	-	μS	
T <sub>BUFI2C</sub>	Bus Free Time Between a STOP and START Condition	4.7	-	-	-	μS	
T <sub>SPI2C</sub>	Pulse Width of spikes are suppressed by the input filter.	-	_	-	-	ns	

Figure 3-6. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus




## 4. Packaging Information



This chapter illustrates the packaging specifications for the CY8C21x34 PSoC device, along with the thermal impedances for each package.

**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at <a href="http://www.cypress.com/design/MR10161">http://www.cypress.com/design/MR10161</a>.

### 4.1 Packaging Dimensions



DIMENSIONS IN INCHESIMM) MIN. MAX.

REFERENCE JEDEC MS-D12 PACKAGE WEIGHT 0.15gms

PART #							
\$16.15	STANDARD PKG.						
SZ16.15	LEAD FREE PKG.						




Figure 4-1. 16-Lead (150-Mil) SOIC




Figure 4-2. 20-Lead (210-MIL) SSOP





Figure 4-3. 28-Lead (210-Mil) SSOP



E-PAD X, Y for this product is 3.53 mm, 3.53 mm (+/-0.11 mm)

JEDEC # MO-220 51-85188 \*A Package Weight: 0.054 grams

Figure 4-4. 32-Lead (5x5 mm 0.93 MAX) QFN




Figure 4-5. 32-Lead (5x5 mm 0.60 MAX) QFN

**Important Note** For information on the preferred dimensions for mounting QFN packages, see the following Application Note at <a href="http://www.amkor.com/products/notes\_papers/MLFAppNote.pdf">http://www.amkor.com/products/notes\_papers/MLFAppNote.pdf</a>.




Figure 4-6. 56-Lead (300-Mil) SSOP

### 4.2 Thermal Impedances

Table 4-1. Thermal Impedances per Package

Package	Typical $\theta_{JA}^{\ *}$	Typical $\theta_{JC}$
16 SOIC	123 °C/W	55 °C/W
20 SSOP	117 °C/W	41 °C/W
28 SSOP	96 °C/W	39 °C/W
32 QFN** 5x5 mm 0.60 MAX	27 °C/W	15 °C/W
32 QFN** 5x5 mm 0.93 MAX	22 °C/W	12 °C/W

<sup>\*</sup>  $T_J = T_A + Power \times \theta_{JA}$ 

### 4.3 Solder Reflow Peak Temperature

Following is the minimum solder reflow peak temperature to achieve good solderability.

Table 4-2. Solder Reflow Peak Temperature

Package	Minimum Peak Temperature*	Maximum Peak Temperature
16 SOIC	240°C	260°C
20 SSOP	240°C	260°C
28 SSOP	240°C	260°C
32 QFN	240°C	260°C

<sup>\*</sup>Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220  $\pm$  5°C with Sn-Pb or 245  $\pm$  5°C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.

<sup>\*\*</sup> To achieve the thermal impedance specified for the QFN package, the center thermal pad should be soldered to the PCB ground plane.

## 5. Development Tool Selection



This chapter presents the development tools available for all current PSoC device families including the CY8C21x34 family.

### 5.1 Software

### 5.1.1 PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for half a decade. PSoC Designer is available free of charge at http://www.cypress.com under DESIGN RESOURCES >> Software and Drivers.

### 5.1.2 PSoC Express™

As the newest addition to the PSoC development software suite, PSoC Express is the first visual embedded system design tool that allows a user to create an entire PSoC project and generate a schematic, BOM, and data sheet without writing a single line of code. Users work directly with application objects such as LEDs, switches, sensors, and fans. PSoC Express is available free of charge at <a href="http://www.cypress.com/psocex-press">http://www.cypress.com/psocex-press</a>.

### 5.1.3 PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer or PSoC Express. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free ofcharge at <a href="http://www.cypress.com/psocprogrammer">http://www.cypress.com/psocprogrammer</a>.

### 5.1.4 CY3202-C iMAGEcraft C Compiler

CY3202 is the optional upgrade to PSoC Designer that enables the iMAGEcraft C compiler. It can be purchased from the Cypress Online Store. At <a href="http://www.cypress.com">http://www.cypress.com</a>, click the Online Store shopping cart icon at the bottom of the web page, and click *PSoC (Programmable System-on-Chip)* to view a current list of available items..

### 5.2 Development Kits

All development kits can be purchased from the Cypress Online Store.

### 5.2.1 CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface allows users to run, halt, and single step the processor and view the content of specific memory locations. Advance emulation features also supported through PSoC Designer. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66 Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- iMAGEcraft C Compiler (Registration Required)
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466-24PXI 28-PDIP Chip Samples

## 5.2.2 CY3210-ExpressDK PSoC Express Development Kit

The CY3210-ExpressDK is for advanced prototyping and development with PSoC Express (may be used with ICE-Cube In-Circuit Emulator). It provides access to I<sup>2</sup>C buses, voltage reference, switches, upgradeable modules and more. The kit includes:

- PSoC Express Software CD
- **■** Express Development Board
- 4 Fan Modules
- 2 Proto Modules
- MiniProg In-System Serial Programmer
- MiniEval PCB Evaluation Board
- Jumper Wire Kit
- USB 2.0 Cable
- Serial Cable (DB9)
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- 2 CY8C24423A-24PXI 28-PDIP Chip Samples
- 2 CY8C27443-24PXI 28-PDIP Chip Samples
- 2 CY8C29466-24PXI 28-PDIP Chip Samples

### 5.3 Evaluation Tools

All evaluation tools can be purchased from the Cypress Online Store.

### 5.3.1 CY3210-MiniProg1

The CY3210-MiniProg1 kit allows a user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample
- 28-Pin CY8C27443-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

### 5.3.2 CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of bread-boarding space to meet all of your evaluation needs. The kit includes:

- **■** Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

#### 5.3.3 CY3214-PSoCEvalUSB

The CY3214-PSoCEvalUSB evaluation kit features a development board for the CY8C24794-24LFXI PSoC device. Special features of the board include both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator and plenty of bread boarding space to meet all of your evaluation needs. The kit includes:

- PSoCEvalUSB Board
- LCD Module
- **MIniProg Programming Unit**
- Mini USB Cable
- PSoC Designer and Example Projects CD
- Getting Started Guide
- Wire Pack

### 5.4 Device Programmers

All device programmers can be purchased from the Cypress Online Store.

### 5.4.1 CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- **Modular Programmer Base**
- 3 Programming Module Cards
- **■** MiniProg Programming Unit
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

## 5.4.2 CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

**Note**: CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable

# 5.5 Accessories (Emulation and Programming)

Table 5-1. Emulation and Programming Accessories

Part #	Pin Package	Flex-Pod Kit <sup>a</sup>	Foot Kit <sup>b</sup>	Adapter <sup>c</sup>
CY8C21234 -24S	16 SOIC	CY3250-21X34	CY3250- 16SOIC-FK	See note c. below
CY8C21334 -24PVXI	20 SSOP	CY3250-21X34	CY3250- 20SSOP-FK	See note c. below
CY8C21434 -24LFXI	32 QFN	CY3250- 21X34QFN	CY3250- 32QFN-FK	See note c. below
CY8C21534 -24PVXI	28 SSOP	CY3250-21X34	CY3250- 28SSOP-FK	See note c. below
CY8C21634 -24LFXI	32 QFN	CY3250- 21X34QFN	CY3250- 32QFN-FK	See note c. below

Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.

### 5.6 3rd-Party Tools

Several tools have been specially designed by the following 3rd-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at <a href="http://www.cypress.com">http://www.cypress.com</a> under DESIGN RESOURCES >> Evaluation Boards.

# 5.7 Build a PSoC Emulator into Your Board

For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, see Application Note "Debugging - Build a PSoC Emulator into Your Board - AN2323" at http://www.cypress.com/an2323.

b. Foot kit includes surface mount feet that can be soldered to the target PCB.

Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at http://www.emulation.com.

## 6. Ordering Information




#### CY8C21x34 PSoC Device Key Features and Ordering Information

Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	Switch Mode Pump	Temperature Range	Digital Blocks	Analog Blocks	Digital IO Pins	Analog Inputs <sup>a</sup>	Analog Outputs	XRES Pin
16 Pin (150-Mil) SOIC	CY8C21234-24SXI	8K	512	Yes	-40°C to +85°C	4	4	12	12 <sup>a</sup>	0	No
16 Pin (150-Mil) SOIC (Tape and Reel)	CY8C21234-24SXIT	8K	512	Yes	-40°C to +85°C	4	4	12	12 <sup>a</sup>	0	No
20 Pin (210-Mil) SSOP	CY8C21334-24PVXI	8K	512	No	-40°C to +85°C	4	4	16	16 <sup>a</sup>	0	Yes
20 Pin (210-Mil) SSOP (Tape and Reel)	CY8C21334-24PVXIT	8K	512	No	-40°C to +85°C	4	4	16	16 <sup>a</sup>	0	Yes
28 Pin (210-Mil) SSOP	CY8C21534-24PVXI	8K	512	No	-40°C to +85°C	4	4	24	24 <sup>a</sup>	0	Yes
28 Pin (210-Mil) SSOP (Tape and Reel)	CY8C21534-24PVXIT	8K	512	No	-40°C to +85°C	4	4	24	24 <sup>a</sup>	0	Yes
32 Pin (5x5 mm <b>0.93 MAX</b> ) QFN <sup>b</sup>	CY8C21434-24LFXI	8K	512	No	-40°C to +85°C	4	4	28	28 <sup>a</sup>	0	Yes
32 Pin (5x5 mm <b>0.93 MAX</b> ) QFN <sup>b</sup> (Tape and Reel)	CY8C21434-24LFXIT	8K	512	No	-40°C to +85°C	4	4	28	28 <sup>a</sup>	0	Yes
32 Pin (5x5 mm <b>0.60 MAX</b> ) QFN <sup>b</sup>	CY8C21434-24LKXI	8K	512	No	-40°C to +85°C	4	4	28	28 <sup>a</sup>	0	Yes
32 Pin (5x5 mm <b>0.06 MAX</b> ) QFN <sup>b</sup> (Tape and Reel)	CY8C21434-24LKXIT	8K	512	No	-40°C to +85°C	4	4	28	28 <sup>a</sup>	0	Yes
32 Pin (5x5 mm <b>0.93 MAX</b> ) QFN <sup>b</sup>	CY8C21634-24LFXI	8K	512	Yes	-40°C to +85°C	4	4	26	26 <sup>a</sup>	0	Yes
32 Pin (5x5 mm <b>0.93 MAX</b> ) QFN <sup>b</sup> (Tape and Reel)	CY8C21634-24LFXIT	8K	512	Yes	-40°C to +85°C	4	4	26	26 <sup>a</sup>	0	Yes
56 Pin OCD SSOP	CY8C21001-24PVXI	8K	512	Yes	-40°C to +85°C	4	4	26	26 <sup>a</sup>	0	Yes

a. All Digital IO Pins also connect to the common analog mux.

### 6.1 Ordering Code Definitions



b. Refer to the "32-Pin Part Pinout" on page 11 for pin differences.

## 7. Sales and Service Information



**Cypress Semiconductor** 

198 Champion Court San Jose, CA 95134 408.943.2600

Web Sites: Company Information – http://www.cypress.com

Sales - http://www.cypress.com/aboutus/sales\_locations.cfm

Technical Support - http://www.cypress.com/support/login.cfm

### 7.1 Revision History

Document Title: CY8C21234, CY8C21334, CY8C21434, CY8C21534, and CY8C21634 PSoC Mixed-Signal Array Final Data Sheet Document Number: 38-12025				
Revision	ECN#	Issue Date	Origin of Change	Description of Change
**	227340	5/19/2004	HMT	New silicon and document (Revision **).
*A	235992	See ECN	SFV	Updated Overview and Electrical Spec. chapters, along with revisions to the 24-pin pinout part. Revised the register mapping tables. Added a SSOP 28-pin part.
*B	248572	See ECN	SFV	Changed title to include all part #s. Changed 28-pin SSOP from CY8C21434 to CY8C21534. Changed pin 9 on the 28-pin SSOP from SMP pin to Vss pin. Added SMP block to architecture diagram. Update Electrical Specifications. Added another 32-pin MLF part: CY8C21634.
*C	277832	See ECN	HMT	Verify data sheet standards from SFV memo. Add Analog Input Mux to applicable pin outs. Update PSoC Characteristics table. Update diagrams and specs. Final.
*D	285293	See ECN	HMT	Update 2.7V DC GPIO spec. Add Reflow Peak Temp. table.
*E	301739	See ECN	HMT	DC Chip-Level Specification changes. Update links to new CY.com Portal.
*F	329104	See ECN	HMT	Re-add pinout ISSP notation. Fix TMP register names. Clarify ADC feature. Update Electrical Specifications. Update Reflow Peak Temp. table. Add 32 MLF E-PAD dimensions. Add ThetaJC to Thermal Impedance table. Fix 20-pin package order number. Add CY logo. Update CY copyright.
*G	352736	See ECN	HMT	Add new color and logo. Add URL to preferred dimensions for mounting MLF packages. Update Transmitter and Receiver AC Digital Block Electrical Specifications.
*H	390152	See ECN	HMT	Clarify MLF thermal pad connection info. Replace 16-pin 300-MIL SOIC with correct 150-MIL.
*	413404	See ECN	HMT	Update 32-pin QFN E-Pad dimensions and rev. *A. Update CY branding and QFN convention.
*J	430185	See ECN	HMT	Add new 32-pin 5x5 mm 0.60 thickness QFN package and diagram, CY8C21434-24LKXI. Update thermal resistance data. Add 56-pin SSOP on-chip debug non-production part, CY8C21001-24PVXI. Update typical and recommended Storage Temperature per industrial specs. Update copyright and trademarks.
*K	677717	See ECN	HMT	Add CapSense SNR requirement reference. Add new Dev. Tool section. Add CY8C20x34 to PSoC Device Characteristics table. Add Low Power Comparator (LPC) AC/DC electrical spec. tables. Update rev. of 32-Lead (5x5 mm 0.60 MAX) QFN package diagram.
Distribution: External/Public Posting: None				

### 7.2 Copyrights and Code Protection

#### Copyrights

© Cypress Semiconductor Corp. 2004-2007. All rights reserved. PSoC Designer™, Programmable System-on-Chip™, and PSoC Express™ are trademarks and PSoC® is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

The information contained herein is subject to change without notice. Cypress Semiconductor assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. Cypress Semiconductor products are not warranted nor intended to be used for medical, life-support, life-saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress Semiconductor.

Flash Code Protection Note the following details of the Flash code protection features on Cypress Semiconductor PSoC devices.

Cypress Semiconductor products meet the specifications contained in their particular data sheets. Cypress Semiconductor believes that its PSoC family of products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress Semiconductor, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress Semiconductor nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Cypress Semiconductor is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress Semiconductor are committed to continuously improving the code protection features of our products.