International

PD-97659 IR3842WMPbF

Sup/RBuck™ HIGHLY EFFICIENT INTEGRATED 4A SYNCHRONOUS BUCK REGULATOR

Features

- Greater than 95% Maximum Efficiency
- Wide Input Voltage Range 1.5V to 16V
- Wide Output Voltage Range 0.7V to 0.9*Vin
- Continuous 4A Load Capability
- Integrated Bootstrap-diode
- High Bandwidth E/A for excellent transient performance
- Programmable Switching Frequency up to 1.5MHz
- Programmable Over Current Protection
- PGood output
- Hiccup Current Limit
- Precision Reference Voltage (0.7V, +/-1%)
- Programmable Soft-Start
- Enable Input with Voltage Monitoring Capability
- Enhanced Pre-Bias Start-up
- Seq input for Tracking applications
- -40°C to 125°C operating junction temperature
- Thermal Protection
- Pin compatible option for 8A and 12A devices
- 5mm x 6mm Power QFN Package, 0.9 mm height
- Lead-free, halogen-free and RoHS compliant

Applications

- Server Applications
- Storage Applications
- Embedded Telecom Systems

Description


The IR3842W **SupIRBuck[™]** is an easy-to-use, fully integrated and highly efficient DC/DC synchronous Buck regulator. The MOSFETs copackaged with the on-chip PWM controller make IR3842W a space-efficient solution, providing accurate power delivery for low output voltage applications.

IR3842W is a versatile regulator which offers programmability of start up time, switching frequency and current limit while operating in wide input and output voltage range.

The switching frequency is programmable from 250kHz to 1.5MHz for an optimum solution.

It also features important protection functions, such as Pre-Bias startup, hiccup current limit and thermal shutdown to give required system level security in the event of fault conditions.

- Distributed Point of Load Power Architectures
- Netcom Applications
- Computing Peripheral Voltage Regulators
- General DC-DC Converters



ABSOLUTE MAXIMUM RATINGS


(Voltages referenced to GND unless otherwise specified)

•	Vin0.3V to 25V
•	Vcc
•	Boot -0.3V to 33V
•	SW
•	Boot to SW0.3V to Vcc+0.3V (Note1)
•	OCSet
•	Input / output Pins
•	PGND to GND0.3V to +0.3V
•	Storage Temperature Range55°C To 150°C
•	Junction Temperature Range40°C To 150°C (Note2)
•	ESD Classification
•	Moisture sensitivity levelJEDEC Level 2@260 °C (Note5)

Note1: Must not exceed 8V


Note2: Vcc must not exceed 7.5V for Junction Temperature between -10°C and -40°C


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications are not implied.



PD-97659

Block Diagram





Pin Description

Pin	Name	Description			
1	Seq	Sequence pin. Use two external resistors to set Simultaneous Power up sequencing. If this pin is not used connect to Vcc.			
2	Fb	Inverting input to the error amplifier. This pin is connected directly to the output of the regulator via resistor divider to set the output voltage and provide feedback to the error amplifier.			
3	Comp	Output of error amplifier. An external resistor and capacitor network is typically connected from this pin to Fb pin to provide loop compensation.			
4	Gnd	Signal ground for internal reference and control circuitry.			
5	Rt	Set the switching frequency. Connect an external resistor from this pin to Gnd to set the switching frequency.			
6	SS/SD	S/SD Soft start / shutdown. This pin provides user programmable soft-start function. Connect an external capacitor from this pin to Gnd to set the start up time of the output voltage. The converter can be shutdown by pulling this pin below 0.3V.			
7	OCSet	Current limit set point. A resistor from this pin to SW pin will set the current limit threshold.			
8	PGood	Power Good status pin. Output is open drain. Connect a pull up resistor from this pin to Vcc. If unused, it can be left open.			
9	V _{cc}	This pin powers the internal IC and the drivers. A minimum of 1uF high frequency capacitor must be connected from this pin to the power ground (PGnd).			
10	PGnd	Power Ground. This pin serves as a separated ground for the MOSFET drivers and should be connected to the system's power ground plane.			
11	SW	Switch node. This pin is connected to the output inductor.			
12	V _{IN}	Input voltage connection pin.			
13	Boot	Supply voltage for high side driver. A 0.1uF capacitor must be connected from this pin to SW.			
14	Enable	Enable pin to turn on and off the device. Use two external resistors to set the turn on threshold (see Enable section). Connect this pin to Vcc if it is not used.			
15	Gnd	Signal ground for internal reference and control circuitry.			

Recommended Operating Conditions

Symbol	Definition	Min	Мах	Units
V _{in}	Input Voltage	1.5	16	
V _{cc}	Supply Voltage	4.5	5.5	
Boot to SW	Supply Voltage	4.5	5.5] V
Vo	Output Voltage	0.7	0.9*Vin	
lo	Output Current	0	4	A
Fs	Switching Frequency	225	1650	kHz
Tj	Junction Temperature	-40	125	°C

Electrical Specifications

Unless otherwise specified, these specification apply over 4.5V< V_{cc} <5.5V, V_{in} =12V, 0°C<T_j< 125°C. Typical values are specified at T_a = 25°C.

Parameter	Symbol	Test Condition	Min	ТҮР	MAX	Units
Power Loss	•					
Power Loss	P _{loss}	Vcc=5V, V _{in} =12V, V _o =1.8V, I _o =4A, Fs=600kHz, L=1.5uH, <i>Note4</i>		0.64		W
MOSFET R _{ds(on)}						
Top Switch	R _{ds(on)_Top}	V _{Boot} -V _{sw} =5V, I _D =6A, Tj=25°C		24.5	34.0	0
Bottom Switch	R _{ds(on)_Bot}	V _{cc} =5V, I _D =6A, Tj=25°C		14.3	19	mΩ
Reference Voltage	÷					
Feedback Voltage	V _{FB}			0.7		V
Accuracy		0°C <tj<125°c< td=""><td>-1.0</td><td></td><td>+1.0</td><td>%</td></tj<125°c<>	-1.0		+1.0	%
		-40°C <tj<125°c, note3<="" td=""><td>-2.0</td><td></td><td>+2.0</td><td>70</td></tj<125°c,>	-2.0		+2.0	70
Supply Current	÷					
V _{CC} Supply Current (Standby)	I _{CC(Standby)}	SS=0V, No Switching, Enable low			500	μΑ
V _{cc} Supply Current (Dyn)	I _{CC(Dyn)}	SS=3V, Vcc=5V, Fs=500kHz Enable high		10		mA
Under Voltage Lockou	ıt					
V _{cc} -Start-Threshold	V _{cc} _UVLO_Start	Vcc Rising Trip Level	3.95	4.15	4.35	
V _{cc} -Stop-Threshold	V _{CC} _UVLO_Stop	Vcc Falling Trip Level	3.65	3.85	4.05	
Enable-Start-Threshold	Enable_UVLO_Start	Supply ramping up	1.14	1.2	1.36	V
Enable-Stop-Threshold	Enable_UVLO_Stop	Supply ramping down	0.9	1.0	1.06	v
Enable leakage current	len	Enable=3.3V			15	μA

Electrical Specifications (continued) Unless otherwise specified, these specifications apply over $4.5V < V_{cc} < 5.5V$, $V_{in} = 12V$, $0^{\circ}C < T_j < 125^{\circ}C$. Typical values are specified at $T_a = 25^{\circ}C$.

Parameter	Symbol	Test Condition	Min	TYP	MAX	Units
Oscillator	•				· · ·	
Rt Voltage			0.665	0.7	0.735	V
Frequency	Fs	Rt=59K	225	250	275	
		Rt=28.7K	450	500	550	kHz
		Rt=9.31K, Note4	1350	1500	1650	
Ramp Amplitude	Vramp	Note4		1.8		Vp-p
Ramp Offset	Ramp (os)	Note4		0.6		V
Min Pulse Width	Dmin(ctrl)	Note4		50		
Fixed Off Time		Note4		130	200	ns
Max Duty Cycle	Dmax	Fs=250kHz	92			%
Error Amplifier						
Input Offset Voltage	Vos	Vfb-Vseq, Vseq=0.8V	-10	0	+10	mV
Input Bias Current	IFb(E/A)	·	-1		+1	μA
Input Bias Current	IVp(E/A)		-1		+1	μΑ
Sink Current	lsink(E/A)		0.40	0.85	1.2	mA
Source Current	Isource(E/A)		8	10	13	IIIA
Slew Rate	SR	Note4	7	12	20	V/µs
Gain-Bandwidth Product	GBWP	Note4	20	30	40	MHz
DC Gain	Gain	Note4	100	110	120	dB
Maximum Voltage	Vmax(E/A)	Vcc=4.5V	3.4	3.5	3.75	V
Minimum Voltage	Vmin(E/A)			120	220	mV
Common Mode Voltage		Note4	0		1	V
Soft Start/SD	·	·			·	
Soft Start Current	ISS	Source	14	20	26	μΑ
Soft Start Clamp Voltage	Vss(clamp)		2.7	3.0	3.3	V
Shutdown Output Threshold	SD				0.3	v
Over Current Protection						
OCSET Current	I _{OCSET}	Fs=250kHz	20.8	23.6	26.4	
		Fs=500kHz	43	48.8	54.6	μΑ
		Fs=1500kHz	136	154	172	
OC Comp Offset Voltage	V _{OFFSET}	Note4	-10	0	+10	mV
SS off time	SS_Hiccup			4096		Cycles
Bootstrap Diode	•				·	
Forward Voltage		I(Boot)=30mA	180	260	470	mV
Deadband	•		1		ıI	
Deadband time		Note4	5	10	30	ns

Electrical Specifications (continued)

Unless otherwise specified, these specification apply over 4.5V< V_{cc} <5.5V, V_{in} =12V, 0°C<T_j< 125°C. Typical values are specified at T_a = 25°C.


Parameter	SYM	Test Condition	Min	ТҮР	MAX	Units	
Thermal Shutdow	n						
Thermal Shutdown		Note4		140		°C	
Hysteresis		Note4		20		-	
Power Good							
Power Good upper Threshold	VPG(upper)	Fb Rising	0.770	0.810	0.849	V	
Upper Threshold Delay	VPG(upper)_Dly	Fb Rising		256/Fs		S	
Power Good lower Threshold	VPG(lower)	Fb Falling	0.560	0.595	0.630	V	
Lower Threshold Delay	VPG(lower)_Dly	Fb Falling		256/Fs		S	
Delay Comparator Threshold	PG(Delay)	Relative to charge voltage, SS rising	2	2.1	2.3	V	
Delay Comparator Hysteresis	Delay(hys)	Note4	260	300	340	mV	
PGood Voltage Low	PG(voltage)	I _{PGood} =-5mA			0.5	V	
Leakage Current	I _{leakage}			0	10	μA	
Switch Node		· · · · · · · · · · · · · · · · · · ·		•			
SW Bias Current	lsw	SW=0V, Enable=0V				μA	
	1344	SW=0V,Enable=high,SS=3V,Vseq=0V , <i>Note4</i>			6	μΑ	

Note3: Cold temperature performance is guaranteed via correlation using statistical quality control. Not tested in production.


Note4: Guaranteed by Design but not tested in production.

Note5: Upgrade to industrial/MSL2 level applies from date codes 1141 (marking explained on application note <u>AN1132</u> page 2). Products with prior date code of 1141 are qualified with MSL3 for Consumer market.

PD-97659









PD-97659 IR3842WMPbF

Typical Efficiency and Power Loss Curves Vin=12V, Vcc=5V, Io=0.5A-4A, F_s=600kHz, Room Temperature, No Air Flow

The table below shows the inductors used for each of the output voltages in the efficiency measurement.

	L (uH)	P/N	DCR (mΩ)
Vout (V)			(11122)
0.9	0.9	MPO104-0R9IR	2.45
1	1.2	MPL1055-1R2IR	2.5
1.1	1.2	MPL1055-1R2IR	2.5
1.2	1.2	MPL1055-1R2IR	2.5
1.5	1.5	MPO104-1R5IR	3.8
1.8	1.5	MPO104-1R5IR	3.8
2.5	2.2	PIMC104T-2R2MN	6.7
3.3	2.2	PIMC104T-2R2MN	6.7
5	3.2	SER1052-322MLB	6






PD-97659 IR3842WMPbF

Typical Efficiency and Power Loss Curves Vin=5V, Vcc=5V, lo=0.5A-4A, F_s =600kHz, Room Temperature, No Air Flow

The table below shows the inductors used for each of the output voltages in the efficiency measurement.

	L (uH)	P/N	DCR
Vout (V)			(mΩ)
0.7	0.6	MPL104-0R6	1.5
0.75	0.6	MPL104-0R6	1.5
0.9	0.9	MPO104-0R9IR	2.45
1	0.9	MPO104-0R9IR	2.45
1.1	0.9	MPO104-0R9IR	2.45
1.2	1.2	MPL1055-1R2IR	2.5
1.5	1.2	MPL1055-1R2IR	2.5
1.8	1.2	MPL1055-1R2IR	2.5
2.5	1.2	MPL1055-1R2IR	2.5
3.3	1.2	MPL1055-1R2IR	2.5



Circuit Description

THEORY OF OPERATION

Introduction

The IR3842W uses a PWM voltage mode control scheme with external compensation to provide good noise immunity and maximum flexibility in selecting inductor values and capacitor types.

The switching frequency is programmable from 250kHz to 1.5MHz and provides the capability of optimizing the design in terms of size and performance.

IR3842W provides precisely regulated output voltage programmed via two external resistors from 0.7V to 0.9*Vin.

The IR3842W operates with an external bias supply from 4.5V to 5.5V, allowing an extended operating input voltage range from 1.5V to 16V.

The device utilizes the on-resistance of the low side MOSFET as current sense element, this method enhances the converter's efficiency and reduces cost by eliminating the need for external current sense resistor.

IR3842W includes two low $R_{ds(on)}$ MOSFETs using IR's HEXFET technology. These are specifically designed for high efficiency applications.

Under-Voltage Lockout and POR

The under-voltage lockout circuit monitors the input supply Vcc and the Enable input. It assures that the MOSFET driver outputs remain in the off state whenever either of these two signals drop below the set thresholds. Normal operation resumes once Vcc and Enable rise above their thresholds.

The POR (Power On Ready) signal is generated when all these signals reach the valid logic level (see system block diagram). When the POR is asserted the soft start sequence starts (see soft start section).

Enable

The Enable features another level of flexibility for start up. The Enable has precise threshold which is internally monitored by Under-Voltage Lockout (UVLO) circuit. Therefore, the IR3842W will turn on only when the voltage at the Enable pin exceeds this threshold, typically, 1.2V. If the input to the Enable pin is derived from the bus voltage by a suitably programmed resistive divider, it can be ensured that the IR3842W does not turn on until the bus voltage reaches the desired level. Only after the bus voltage reaches or exceeds this level will the voltage at Enable pin exceed its threshold, thus enabling the IR3842W. Therefore, in addition to being a logic input pin to enable the IR3842W, the Enable feature, with its precise threshold, also allows the user to implement an Under-Voltage Lockout for the bus voltage V_{in} . This is desirable particularly for high output voltage applications, where we might want the IR3842W to be disabled at least until V_{in} exceeds the desired output voltage level.





Fig. 3a. Normal Start up, Device turns on when the Bus voltage reaches 10.2V

Figure 3b. shows the recommended start-up sequence for the non-sequenced operation of IR3842W.






Figure 3c. shows the recommended startup sequence for sequenced operation of IR3842W




Fig. 3c. Recommended startup sequence, Sequenced operation

Pre-Bias Startup

IR3842W is able to start up into pre-charged output, which prevents oscillation and disturbances of the output voltage.

The output starts in asynchronous fashion and keeps the synchronous MOSFET off until the first gate signal for control MOSFET is generated. Figure 4 shows a typical Pre-Bias condition at start up.

The synchronous MOSFET always starts with a narrow pulse width and gradually increases its duty cycle with a step of 25%, 50%, 75% and 100% until it reaches the steady state value. The number of these startup pulses for the synchronous MOSFET is internally programmed. Figure 5 shows a series of 32, 16, 8 startup pulses.





Fig. 4. Pre-Bias startup



PD-97659

Fig. 5. Pre-Bias startup pulses


Soft-Start


The IR3842W has a programmable soft-start to control the output voltage rise and to limit the current surge at the start-up. To ensure correct start-up, the soft-start sequence initiates when the Enable and Vcc rise above their UVLO thresholds and generate the Power On Ready (POR) signal. The internal current source (typically 20uA) charges the external capacitor C_{ss} linearly from 0V to 3V. Figure 6 shows the waveforms during the soft start.

The start up time can be estimated by:

$$T_{start} = \frac{(1.4 - 0.7) * C_{ss}}{20 \,\mu \text{A}} \qquad (1)$$

During the soft start the OCP is enabled to protect the device for any short circuit and over current condition.





Operating Frequency

The switching frequency can be programmed between 250kHz – 1500kHz by connecting an external resistor from R_t pin to Gnd. Table 1 tabulates the oscillator frequency versus R_t.

$R_t(k\Omega)$	F _s (kHz)	I _{ocset} (μΑ)	
47.5	300	29.4	
35.7	400	39.2	
28.7	500	48.7	
23.7	600	59.07	
20.5	700	68.2	
17.8	800	78.6	
15.8	900	88.6	
14.3	1000	97.9	
12.7	1100	110.2	
11.5	1200	121.7	
10.7	1300	130.8	
9.76	1400	143.4	
9.31	1500	150.3	

Table 1.	Switching Frequency and I _{OCSet} vs
	External Resistor (R_t)

Shutdown

The IR3842W can be shutdown by pulling the Enable pin below its 1 V threshold. This will tristate both, the high side driver as well as the low side driver. Alternatively, the output can be shutdown by pulling the soft-start pin below 0.3V. Normal operation is resumed by cycling the voltage at the Soft Start pin.

Over-Current Protection

The over current protection is performed by sensing current through the $R_{DS(on)}$ of low side MOSFET. This method enhances the converter's efficiency and reduces cost by eliminating a current sense resistor. As shown in figure 7, an external resistor (R_{OCSet}) is connected between OCSet pin and the switch node (SW) which sets the current limit set point.

An internal current source sources current (I_{OCSet}) out of the *OCSet* pin. This current is a function of the switching frequency and hence, of R_t.

PD-97659 IR3842WMPbF

$$\mathcal{I}_{OCSet}(\mu A) = \frac{1400}{R_t(k\Omega)}....(2)$$

Table 1. shows I_{OCSet} at different switching frequencies. The internal current source develops a voltage across R_{OCSet} . When the low side MOSFET is turned on, the inductor current flows through the Q2 and results in a voltage at OCSet which is given by:




Fig. 7. Connection of over current sensing resistor

An over current is detected if the OCSet pin goes below ground. Hence, at the current limit threshold, V_{OCSet} =0. Then, for a current limit setting I_{Limit} , R_{OCSet} is calculated as follows:

An overcurrent detection trips the OCP comparator, latches OCP signal and cycles the soft start function in hiccup mode.

The hiccup is performed by shorting the soft-start capacitor to ground and counting the number of switching cycles. The Soft Start pin is held low until 4096 cycles have been completed. The OCP signal resets and the converter recovers. After every soft start cycle, the converter stays in this mode until the overload or short circuit is removed.

The OCP circuit starts sampling current typically 160 ns after the low gate drive rises to about 3V. This delay functions to filter out switching noise.

PD-97659 IR3842WMPbF

Thermal Shutdown

Temperature sensing is provided inside IR3842W. The trip threshold is typically set to 140°C. When trip threshold is exceeded, thermal shutdown turns off both MOSFETs and discharges the soft start capacitor.

Automatic restart is initiated when the sensed temperature drops within the operating range. There is a 20°C hysteresis in the thermal shutdown threshold.

Output Voltage Sequencing

The IR3842W can accommodate user programmable sequencing using Seq, Enable and Power Good pins.




Fig. 8a. Simultaneous Power-up of the slave with respect to the master.

Through these pins, voltage sequencing such as simultaneous and sequential can be implemented. Figure 8. shows simultaneous sequencing configurations. In simultaneous power-up, the voltage at the Seq pin of the slave reaches 0.7V before the Fb pin of the master. For $R_E/R_F = R_C/R_D$, therefore, the output voltage of the slave follows that of the master until the voltage at the Seq pin of the slave reaches 0.7 V. After the voltage at the Seq pin of the slave exceeds 0.85V, the internal 0.7V reference of the slave dictates its output voltage.

It is recommended that irrespective of the sequencing configuration used, the input voltage should be allowed to come up to its nominal value first, followed by V_{cc} and Enable, before the sequencing signal is applied.

For non-sequenced operation, the Seq pin should be tied to a voltage greater than 0.85V, such as 3.3V or V_{cc} . Again, the input voltage should be allowed to come up before V_{cc} and Enable.




Fig. 8b. Application Circuit for Simultaneous Sequencing

Power Good Output

The IC continually monitors the output voltage via Feedback (Fb pin). The feedback voltage forms an input to a window comparator whose upper and lower thresholds are 0.805V and 0.595V respectively. Hence, the Power Good signal is flagged when the Fb pin voltage is within the PGood window, i. e., between 0.595V to 0.805V, as shown in Fig .9 The PGood pin is open drain and it needs to be externally pulled high. High state indicates that output is in regulation. Fig. 9a shows the PGood timing diagram for nontracking operation. In this case, during startup, PGood goes high after the SS voltage reaches 2.1V if the Fb voltage is within the PGood comparator window. Fig. 9a. and Fig 9.b. also show a 256 cycle delay between the Fb voltage entering within the thresholds defined by the PGood window and PGood going high.

PD-97659 IR3842WMPbF

TIMING DIAGRAM OF PGOOD FUNCTION




Fig.9a IR3842W Non-Tracking Operation (Seq=Vcc)




Fig.9b IR3842W Tracking Operation

Minimum on time Considerations

The minimum ON time is the shortest amount of time for which the Control FET may be reliably turned on, and this depends on the internal timing delays. For the IR3842W, the typical minimum on-time is specified as 50 ns.

Any design or application using the IR3842W must ensure operation with a pulse width that is higher than this minimum on-time and preferably higher than 100 ns. This is necessary for the circuit to operate without jitter and pulse-skipping, which can cause high inductor current ripple and high output voltage ripple.

$$t_{on} = \frac{D}{F_s}$$
$$= \frac{V_{out}}{V_{in} \times F}$$

In any application that uses the IR3842W, the following condition must be satisfied:

$$t_{on(\min)} \le t_{on}$$
$$\therefore t_{on(\min)} \le \frac{V_{out}}{V_{in} \times F_s}$$
$$\therefore V_{in} \times F_s \le \frac{V_{out}}{t_{on(\min)}}$$

The minimum output voltage is limited by the reference voltage and hence $V_{out(min)} = 0.7$ V. Therefore, for $V_{out(min)} = 0.7$ V,

$$\therefore V_{in} \times F_s \leq \frac{V_{out(min)}}{t_{on(min)}}$$
$$\therefore V_{in} \times F_s \leq \frac{0.7 \text{ V}}{100 \text{ ns}} = 7 \times 10^6 \text{ V/s}$$

Therefore, at the maximum recommended input voltage 16V and minimum output voltage, the converter should be designed at a switching frequency that does not exceed 440 kHz. Conversely, for operation at the maximum recommended operating frequency 1.65 MHz and minimum output voltage, any voltage above 4.2 V may not be stepped down without pulse-skipping.

Maximum Duty Ratio Considerations

A fixed off-time of 200 ns maximum is specified for the IR3842W. This provides an upper limit on the operating duty ratio at any given switching frequency. It is clear that, higher the switching frequency, the lower is the maximum duty ratio at which the IR3842W can operate. To allow a margin of 50 ns, the maximum operating duty ratio in any application using the IR3842W should still accommodate about 250 ns off-time. Fig 10. shows a plot of the maximum duty ratio v/s the switching frequency, with 250 ns off-time.






Fig. 10. Maximum duty cycle v/s switching frequency.

PD-97659

Application Information


Design Example:

The following example is a typical application for IR3842W. The application circuit is shown on page 23.

 V_{in} = 12 V (13.2V max) V_o = 1.8 V I_o = 4 A $\Delta V_o \le 54$ mV F_s = 600 kHz

Enabling the IR3842W

As explained earlier, the precise threshold of the Enable lends itself well to implementation of a UVLO for the Bus Voltage.



For a typical Enable threshold of V_{EN} = 1.2 V

$$V_{in(\min)} * \frac{R_2}{R_1 + R_2} = V_{EN} = 1.2.....(5)$$
$$R_2 = R_1 \frac{V_{EN}}{V_{in(\min)} - V_{EN}}.....(6)$$

For a V_{in (min)}=10.2V, R₁=49.9K and R₂=7.5K is a good choice.

Programming the frequency

For $F_s = 600$ kHz, select $R_t = 23.7$ k Ω , using Table. 1.

Output Voltage Programming

Output voltage is programmed by reference voltage and external voltage divider. The Fb pin is the inverting input of the error amplifier, which is internally referenced to 0.7V. The divider is ratioed to provide 0.7V at the Fb pin when the output is at its desired value. The output voltage is defined by using the following equation:

when an external resistor divider is connected to the output as shown in figure 11. Equation (5) can be rewritten as:

$$R_9 = R_8 * \left(\frac{V_{ref}}{V_o - V_{ref}}\right) \dots (8)$$

For the calculated values of R8 and R9 see feedback compensation section.




Fig. 11. Typical application of the IR3842W for programming the output voltage

Soft-Start Programming

The soft-start timing can be programmed by selecting the soft-start capacitance value. From (1), for a desired start-up time of the converter, the soft start capacitor can be calculated by using:

$$C_{SS}(\mu F) = T_{start} \text{ (ms)} \times 0.02857 \dots (9)$$

Where T_{start} is the desired start-up time (ms). For a start-up time of 3.5ms, the soft-start capacitor will be 0.099µF. Choose a 0.1µF ceramic capacitor.

Bootstrap Capacitor Selection

To drive the Control FET, it is necessary to supply a gate voltage at least 4V greater than the voltage at the SW pin, which is connected the source of the Control FET. This is achieved by using a bootstrap configuration, which comprises the internal bootstrap diode and an external bootstrap capacitor (C6), as shown in Fig.12. The operation of the circuit is as follows: When the lower MOSFET is turned on, the capacitor node connected to SW is pulled down to ground. The capacitor charges towards V_{cc} through the internal bootstrap diode, which has a forward voltage drop V_D . The voltage V_c across the bootstrap capacitor C6 is approximately given as

$$V_c \cong V_{cc} - V_D \tag{10}$$


When the upper MOSFET turns on in the next cycle, the capacitor node connected to SW rises to the bus voltage V_{in} . However, if the value of C6 is appropriately chosen,


PD-97659

the voltage *Vc* across C6 remains approximately unchanged and the voltage at the Boot pin becomes

International

IOR Rectifier





A bootstrap capacitor of value 0.1uF is suitable for most applications.

Input Capacitor Selection

The ripple current generated during the on time of the upper MOSFET should be provided by the input capacitor. The RMS value of this ripple is expressed by:

$$I_{RMS} = I_o * \sqrt{D * (1 - D)}$$
(12)

Where:

D is the Duty Cycle

 I_{RMS} is the RMS value of the input capacitor current.

Io is the output current.

For I_o =4A and D = 0.15, the I_{RMS} = 1.43 A.

Ceramic capacitors are recommended due to their peak current capabilities. They also feature low ESR and ESL at higher frequency which enables better efficiency. For this application, it is advisable to have 2x10uF 25V ceramic capacitors C3216X5R1E106M from TDK. In addition to these, although not mandatory, a 1X330uF, 25V SMD capacitor EEV-FK1E331P may also be used as a bulk capacitor and is recommended if the input power supply is not located close to the converter.

Inductor Selection

The inductor is selected based on output power, operating frequency and efficiency requirements. A low inductor value causes large ripple current, resulting in the smaller size, faster response to a load transient but poor efficiency and high output noise. Generally, the selection of the inductor value can be reduced to the desired maximum ripple current in the inductor (Δi) . The optimum point is usually found between 20% and 50% ripple of the output current.

For the buck converter, the inductor value for the desired operating ripple current can be determined using the following relation:

$$V_{in} - V_o = L * \frac{\Delta i}{\Delta t}; \quad \Delta t = D * \frac{1}{F_s}$$

$$L = (V_{in} - V_o) * \frac{V_o}{V_{in} * \Delta i * F_s}$$
(14)

Where:

 $V_{in} =$ Maximum input voltage

V_o = Output Voltage

 $\Delta i =$ Inductor ripple current

 F_s = Switching frequency

 Δt = Turn on time

D =Duty cycle

If $\Delta i \approx 40\% (I_o)$, then the output inductor is calculated to be 1.59µH. Select *L*=1.5 µH.

The MPO104-1R5 from Delta provides a compact, low profile inductor suitable for this application

International

Output Capacitor Selection

The voltage ripple and transient requirements determine the output capacitors type and values. The criteria is normally based on the value of the Effective Series Resistance (ESR). However the actual capacitance value and the Equivalent Series Inductance (ESL) are other contributing components. These components can be described as

$$\Delta V_o = \Delta V_{o(ESR)} + \Delta V_{o(ESL)} + \Delta V_{o(C)}$$

$$\Delta V_{o(ESR)} = \Delta I_L * ESR$$

$$\Delta V_{o(ESL)} = \left(\frac{V_{in} - V_o}{L}\right)^* ESL$$
$$\Delta V_{o(C)} = \frac{\Delta I_L}{8^* C_o^* F_s}$$
(15)

 $\Delta V_o = \text{Output}$ voltage ripple

$\Delta I_{I} =$ Inductor ripple current

Since the output capacitor has a major role in the overall performance of the converter and determines the result of transient response, selection of the capacitor is critical. The IR3842W can perform well with all types of capacitors.

As a rule, the capacitor must have low enough ESR to meet output ripple and load transient requirements.

The goal for this design is to meet the voltage ripple requirement in the smallest possible capacitor size. Therefore it is advisable to select ceramic capacitors due to their low ESR and ESL and small size. Four of the Panasonic ECJ-2FB0J226ML (22uF, 6.3V, 3mOhm) capacitors is a good choice.

Feedback Compensation

The IR3842W is a voltage mode controller. The control loop is a single voltage feedback path including error amplifier and error comparator. To achieve fast transient response and accurate output regulation, a compensation circuit is necessary. The goal of the compensation network is to provide a closed-loop transfer function with the highest 0 dB crossing frequency and adequate phase margin (greater than 45°).

The output LC filter introduces a double pole, -40dB/decade gain slope above its corner resonant frequency, and a total phase lag of 180° (see figure 13). The resonant frequency of the LC filter is expressed as follows:

Figure 13 shows gain and phase of the LC filter. Since we already have 180° phase shift from the output filter alone, the system runs the risk of being unstable.




Fig. 13. Gain and Phase of LC filter

The IR3842W uses a voltage-type error amplifier with high-gain (110dB) and wide-bandwidth. The output of the amplifier is available for DC gain control and AC phase compensation.

The error amplifier can be compensated either in type II or type III compensation.

Local feedback with Type II compensation is shown in Fig. 14.

This method requires that the output capacitor should have enough ESR to satisfy stability requirements. In general the output capacitor's ESR generates a zero typically at 5kHz to 50kHz which is essential for an acceptable phase margin.

The ESR zero of the output capacitor is expressed as follows:

$$F_{ESR} = \frac{1}{2 * \pi^* ESR^* C_o}$$
(17)







Fig. 14. Type II compensation network and its asymptotic gain plot

The transfer function (V_e/V_o) is given by:

$$\frac{V_{e}}{V_{o}} = H(s) = -\frac{Z_{f}}{Z_{IN}} = -\frac{1 + sR_{3}C_{4}}{sR_{8}C_{4}} \quad \dots .(18)$$

The (s) indicates that the transfer function varies as a function of frequency. This configuration introduces a gain and zero, expressed by:



First select the desired zero-crossover frequency (F_o) :

$$F_{o} > F_{ESR}$$
 and $F_{o} \le (1/5 \sim 1/10) * F_{s}$

Use the following equation to calculate R3:

Where:

 $V_{in} = \text{Maximum Input Voltage}$ $V_{osc} = \text{Oscillator Ramp Voltage}$ $F_o = \text{Crossover Frequency}$ $F_{ESR} = \text{Zero Frequency of the Output Capacitor}$ $F_{LC} = \text{Resonant Frequency of the Output Filter}$ $R_8 = \text{Feedback Resistor}$

To cancel one of the LC filter poles, place the zero before the LC filter resonant frequency pole:

Use equations (20), (21) and (22) to calculate C4. $\ensuremath{\mathsf{C4}}$

One more capacitor is sometimes added in parallel with C4 and R3. This introduces one more pole which is mainly used to suppress the switching noise.

The additional pole is given by:

The pole sets to one half of the switching frequency which results in the capacitor C_{POLF} :

For a general solution for unconditional stability for any type of output capacitors, and a wide range of ESR values, we should implement local feedback with a type III compensation network. The typically used compensation network for voltage-mode controller is shown in figure 15.

Again, the transfer function is given by:

$$\frac{V_e}{V_o} = H(s) = -\frac{Z_f}{Z_{IN}}$$

By replacing Z_{in} and Z_f according to figure 15, the transfer function can be expressed as:

$$H(s) = -\frac{(1 + sR_3C_4)[1 + sC_7(R_8 + R_{10})]}{sR_8(C_4 + C_3)\left[1 + sR_3\left(\frac{C_4 * C_3}{C_4 + C_3}\right)\right](1 + sR_{10}C_7)}\dots(25)$$




Fig.15. Type III Compensation network and its asymptotic gain plot

The compensation network has three poles and two zeros and they are expressed as follows:

$F_{P1} = 0$	(26)
$F_{P2} = \frac{1}{2\pi * R_{10} * C_7}$	(27)
$F_{P3} = \frac{1}{2\pi * R_3 \left(\frac{C_4 * C_3}{C_4 + C_3}\right)} \cong \frac{1}{2\pi * R_3 * C_3} \dots \dots$	(28)
$F_{Z_1} = \frac{1}{2\pi * R_3 * C_4}$	(29)
$F_{Z2} = \frac{1}{2\pi^* C_7^* (R_8 + R_{10})} \cong \frac{1}{2\pi^* C_7^* R_8} \dots$	(30)

Cross over frequency is expressed as:

Based on the frequency of the zero generated by the output capacitor and its ESR, relative to crossover frequency, the compensation type can be different. The table below shows the compensation types and location of the crossover frequency.

PD-97659

Compensator Type	F _{ESR} vs F _o	Output Capacitor
Type II	F _{LC} <f<sub>ESR<f<sub>0<f<sub>s/2</f<sub></f<sub></f<sub>	Electrolytic Tantalum
Type III	F _{LC} <f₀<f<sub>ESR</f₀<f<sub>	Tantalum Ceramic

The higher the crossover frequency, the potentially faster the load transient response. However, the crossover frequency should be low enough to allow attenuation of switching noise. Typically, the control loop bandwidth or crossover frequency is selected such that

 $F_{o} \leq (1/5 \sim 1/10) * F_{s}$

The DC gain should be large enough to provide high DC-regulation accuracy. The phase margin should be greater than 45° for overall stability.

For this design we have:

 V_{in} =12V V_{osc} =1.8V V_{osc} =1.8V V_{ref} =0.7V L_{o} =1.5 uH C_{o} =4x22uF, ESR=3mOhm each

It must be noted here that the value of the capacitance used in the compensator design must be the small signal value. For instance, the small signal capacitance of the 22uF capacitor used in this design is 12uF at 1.8 V DC bias and 600 kHz frequency. It is this value that must be used for all computations related to the compensation. The small signal value may be obtained from the manufacturer's datasheets, design tools or SPICE models. Alternatively, they may also be inferred from measuring the power stage transfer function of the converter and measuring the double pole frequency F_{LC} and using equation (16) to compute the small signal C_{or} .

These result to: F_{LC} =18.76 kHz F_{ESR} =4.4 MHz $F_{s}/2$ =300 kHz

Select crossover frequency: $F_o=100 \text{ kHz}$ Since $F_{LC} < F_o < F_s/2 < F_{ESR}$, TypeIII is selected to place the pole and zeros. Detailed calculation of compensation TypeIII

Desired Phase Margin
$$\Theta = 70^{\circ}$$

$$F_{Z2} = F_o \sqrt{\frac{1 - \sin \Theta}{1 + \sin \Theta}} = 17.63 \text{ kHz}$$

$$F_{P2} = F_o \sqrt{\frac{1 + \sin \Theta}{1 - \sin \Theta}} = 567.1 \,\text{kHz}$$

Select $F_{Z1} = 0.5 * F_{Z2} = 8.82 \text{ kHz}$ and

$$F_{P3} = 0.5^* F_s = 300 \text{ kHz}$$

Select $C_7 = 2.2nF$

Calculate R_3 , C_3 and C_4 :

$$R_{3} = \frac{2\pi^{*}F_{o}^{*}L_{o}^{*}C_{o}^{*}V_{osc}}{C_{7}^{*}V_{in}}; R_{3} = 3.08 \text{ k}\Omega$$

Select $R_3 = 3.09 \text{k}\Omega$

$$C_4 = \frac{1}{2\pi * F_{Z1} * R_3}$$
; $C_4 = 5.84 \text{ nF}$, Select $C_4 = 5.6 \text{ nF}$

$$C_3 = \frac{1}{2\pi^* F_{P3}^* R_3}; C_3 = 171.69 \text{pF}, \text{ Select } C_3 = 150 \text{ pF}$$

Calculate R_{10} , R_8 and R_9 :

$$R_{10} = \frac{1}{2\pi * C_7 * F_{P2}}; R_{10} = 128 \,\Omega, \text{ Select } R_{10} = 130 \,\Omega$$

$$R_8 = \frac{1}{2\pi^* C_7^* F_{Z2}} - R_{10}; R_8 = 3.97 \,\mathrm{kQ},$$

Select $R_8 = 3.92 \text{ k}\Omega$

$$R_9 = \frac{V_{ref}}{V_o - V_{ref}} * R_8; R_9 = 2.49 \text{ k}\Omega$$
 Select $R_9 = 2.49 \text{ k}\Omega$

Programming the Current-Limit

The Current-Limit threshold can be set by connecting a resistor (R_{OCSET}) from the SW pin to the OCSet pin. The resistor can be calculated by using equation (4). This resistor R_{OCSET} must be placed close to the IC.

The $R_{DS(on)}$ has a positive temperature coefficient and it should be considered for the worst case operation.

$$\begin{split} R_{DS(on)} &= 14.3 \text{ m}\Omega * 1.25 = 17.87 \text{ m}\Omega \\ I_{SET} &\cong I_{o(L/M)} = 4 \text{ A} * 1.5 = 6 \text{ A} \\ (50\% \text{ over nominal output current }) \\ I_{OCSet} &= 59.07 \, \mu \text{A} \text{ (at } F_s = 600 \text{ kHz}) \\ R_{OCSet} &= 1.82 \, \text{k}\Omega \text{ Select } R_7 = 1.82 \, \text{k}\Omega \end{split}$$

Setting the Power Good Threshold

A window comparator internally sets a lower Power Good threshold at 0.595V and an upper Power Good threshold at 0.805V. When the voltage at the FB pin is within the window set by these thresholds, PGood is asserted.

The PGood is an open drain output. Hence, it is necessary to use a pull up resistor R_{PG} from PGood pin to Vcc. The value of the pull-up resistor must be chosen such as to limit the current flowing into the PGood pin, when the output voltage is not in regulation, to less than 5 mA. A typical value used is $10k\Omega$.

Application Diagram:





Fig. 16. Application circuit diagram for a 12V to 1.8 V, 4 A Point Of Load Converter

Part Reference	Quantity	Value	Description	Manufacturer	Part Number
Cin	1	330uF	SMD Elecrolytic, Fsize, 25V, 20%	Panasonic	EEV-FK1E331P
	2	10uF	1206, 16V, X5R, 20%	TDK	C3216X5R1E106M
	1	0.1uF	0603, 25V, X7R, 10%	Panasonic	ECJ-1VB1E104K
Lo	1	1.5uH	11.5x10x4mm, 20%, 3.9mOhm	Delta	MPO104-1R5IR
Co	4	22uF	0805, 6.3V, X5R, 20%	Panasonic	ECJ-2FB0J226ML
R1	1	49.9k	Thick Film, 0603,1/10 W,1%	Rohm	MCR03EZPFX4992
R2	1	7.5k	Thick Film, 0603,1/10W,1%	Rohm	MCR03EZPFX7501
R _t	1	23.7k	Thick Film, 0603,1/10W,1%	Rohm	MCR03EZPFX2372
R _{ocset}	1	1.82k	Thick Film, 0603,1/10W,1%	Rohm	MCR03EZPFX1821
R _{PG}	1	10k	Thick Film, 0603,1/10W,1%	Rohm	MCR03EZPFX1002
C _{ss} C6	2	0.1uF	0603, 25V, X7R, 10%	Panasonic	ECJ-1VB1E104K
R3	1	3.09k	Thick Film, 0603,1/10W,1%	Rohm	MCR03EZPFX3091
C3	1	150pF	50V, 0603, NPO, 5%	Panasonic	ECJ-1VC1H151J
C4	1	5.6nF	0603, 50V, X7R, 10%	Panasonic	ECJ-1VB1H562K
R8	1	3.92k	Thick Film, 0603,1/10W,1%	Rohm	MCR03EZPFX3921
R9	1	2.49k	Thick Film, 0603,1/10W,1%	Rohm	MCR03EZPFX2491
R10	1	130	Thick Film, 0603,1/10W,1%	Rohm	ERJ-3EKF1300V
C7	1	2200pF	0603, 50V, X7R, 10%	Panasonic	ECJ-1VB1H222K
C _{Vcc}	1	1.0uF	0603, 16V, X5R, 20%	Panasonic	ECJ-BVB1C105M
U1	1	IR3842W	SupIRBuck, 4A, PQFN 5x6mm	International Rectifier	IR3842WMPbF


Suggested Bill of Materials for the application circuit:


TYPICAL OPERATING WAVEFORMS

Vin=12.0V, Vcc=5V, Vo=1.8V, Io=0-4A, Room Temperature, No Air Flow



TYPICAL OPERATING WAVEFORMS Vin=12V, Vcc=5V, Vo=1.8V, Io=2A-4A, Room Temperature, No Air Flow





TYPICAL OPERATING WAVEFORMS Vin=12V, Vcc=5V, Vo=1.8V, Io=4A, Room Temperature, No Air Flow




Fig. 24. Bode Plot at 4A load shows a bandwidth of 98kHz and phase margin of 53 degrees



Simultaneous Tracking at Power Up and Power Down Vin=12V, Vo=1.8V, Io=4A, Room Temperature, No Air Flow



Fig. 25: Simultaneous Tracking a 3.3V input at power-up and shut-down Ch2: SEQ Ch3:Vout Ch4: SS

Layout Considerations

The layout is very important when designing high frequency switching converters. Layout will affect noise pickup and can cause a good design to perform with less than expected results.

Make all the connections for the power components in the top layer with wide, copper filled areas or polygons. In general, it is desirable to make proper use of power planes and polygons for power distribution and heat dissipation.

The inductor, output capacitors and the IR3842W should be as close to each other as possible. This helps to reduce the EMI radiated by the power traces due to the high switching currents through them. Place the input capacitor directly at the Vin pin of IR3842W.

The feedback part of the system should be kept away from the inductor and other noise sources.

The critical bypass components such as capacitors for Vcc should be close to their respective pins. It is important to place the feedback components including feedback resistors and compensation components close to Fb and Comp pins.


The connection between the OCSet resistor and the Sw pin should not share any trace with the connection between the bootstrap capacitor and the Sw pin. Instead, it is recommended to use a Kelvin connection of the trace from the OCSet resistor and the trace from the bootstrap capacitor at the Sw pin.

In a multilayer PCB use one layer as a power ground plane and have a control circuit ground (analog ground), to which all signals are referenced. The goal is to localize the high current path to a separate loop that does not interfere with the more sensitive analog control function. These two grounds must be connected together on the PC board layout at a single point.

The Power QFN is a thermally enhanced package. Based on thermal performance it is recommended to use at least a 4-layers PCB. To effectively remove heat from the device the exposed pad should be connected to the ground plane using vias. Figure 26 illustrates the implementation of the layout guidelines outlined above, on the IRDC3842W 4 layer demoboard.

Compensation parts should be placed as close as possible to the Comp pin.

Resistors Rt and Rocset should be placed as close as possible to their pins.



Enough copper & minimum length ground path between Input and Output

All bypass caps should be placed as close as possible to their connecting pins.

Fig. 26a. IRDC3842W demoboard layout considerations – Top Layer

International IOR Rectifier

Feedback

be kept away form noise sources

PD-97659 IR3842WMPbF




Fig. 26b. IRDC3842W demoboard layout considerations - Bottom Layer





Fig. 26c. IRDC3842W demoboard layout considerations - Mid Layer 1



Use separate traces for connecting Boot cap and Rocset to the switch node and with the minimum length traces. Avoid big loops.


Fig. 26d. IRDC3842W demoboard layout considerations - Mid Layer 2

PCB Metal and Components Placement

Lead lands (the 11 IC pins) width should be equal to nominal part lead width. The minimum lead to lead spacing should be ≥ 0.2 mm to minimize shorting.

Lead land length should be equal to maximum part lead length + 0.3 mm outboard extension. The outboard extension ensures a large and inspectable toe fillet.

Pad lands (the 4 big pads other than the 11 IC pins) length and width should be equal to maximum part pad length and width. However, the minimum metal to metal spacing should be no less than 0.17mm for 2 oz. Copper; no less than 0.1mm for 1 oz. Copper and no less than 0.23mm for 3 oz. Copper.



All Dimensions in mm



PCB Copper


Component

Solder Resist

It is recommended that the lead lands are Non Solder Mask Defined (NSMD). The solder resist should be pulled away from the metal lead lands by a minimum of 0.025mm to ensure NSMD pads.


The land pad should be Solder Mask Defined (SMD), with a minimum overlap of the solder resist onto the copper of 0.05mm to accommodate solder resist mis-alignment.

Ensure that the solder resist in-between the lead lands and the pad land is ≥ 0.15 mm due to the high aspect ratio of the solder resist strip separating the lead lands from the pad land.




Stencil Design

- The Stencil apertures for the lead lands should be approximately 80% of the area of the lead lads. Reducing the amount of solder deposited will minimize the occurrences of lead shorts. If too much solder is deposited on the center pad the part will float and the lead lands will be open.
- The maximum length and width of the land pad stencil aperture should be equal to the solder resist opening minus an annular 0.2mm pull back to decrease the incidence of shorting the center land to the lead lands when the part is pushed into the solder paste.



Stencil Aperture All Dimensions in mm



This product has been designed and qualified for the Industrial market (Note5) Visit us at www.irf.com for sales contact information

Data and specifications subject to change without notice. 08/11