


HEXFET® Power MOSFET

- Isolated Package
- High Voltage Isolation= 2.5KVRMS ⑤
- Sink to Lead Creepage Dist.= 4.8mm
- Dynamic dv/dt Rating
- Low Thermal Resistance



$$V_{DSS} = 250V$$


$$R_{DS(on)} = 0.45\Omega$$

$$I_D = 5.6A$$

Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 Fullpak eliminates the need for additional insulating hardware in commercial-industrial applications. The moulding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The Fullpak is mounted to a heatsink using a single clip or by a single screw fixing.



Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10 V$	5.6	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10 V$	3.5	
I_{DM}	Pulsed Drain Current ①	22	
$P_D @ T_C = 25^\circ C$	Power Dissipation	35	W
	Linear Derating Factor	0.28	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulse Avalanche Energy ②	300	mJ
I_{AR}	Avalanche Current ①	5.6	A
E_{AR}	Repetitive Avalanche Energy ①	3.5	mJ
dv/dt	Peak Diode Recovery dv/dt ③	4.8	V/ns
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to +150	°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf·in (1.1 N·m)	

Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	—	3.8	°C/W
$R_{\theta JA}$	Junction-to-Ambient	—	—	65	

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$V_{(BR)DSS}$	250	—	—	V	$V_{GS}=0V$, $I_D=250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	—	0.30	—	$V/^\circ C$	Reference to $25^\circ C$, $I_D=1mA$
$R_{DS(on)}$	—	—	0.45	Ω	$V_{GS}=10V$, $I_D=3.4A$ ③
$V_{GS(th)}$	2.0	—	4.0	V	$V_{DS}=V_{GS}$, $I_D=250\mu A$
g_{fs}	2.5	—	—	S	$V_{DS}=50V$, $I_D=3.4A$ ④
I_{DSS}	—	—	25	μA	$V_{DS}=250V$, $V_{GS}=0V$
I_{DSS}	—	—	250	μA	$V_{DS}=200V$, $V_{GS}=0V$, $T_J=125^\circ C$
I_{DSS}	—	—	100	nA	$V_{GS}=20V$
I_{DSS}	—	—	-100	nA	$V_{GS}=-20V$
Q_g	—	—	41	nC	$I_D=5.6A$
Q_{gs}	—	—	6.5	nC	$V_{DS}=200V$
Q_{gd}	—	—	22	nC	$V_{GS}=10V$ See Fig. 6 and 13 ⑤
$t_{d(on)}$	—	9.6	—	ns	$V_{DD}=125V$
t_r	—	21	—	ns	$I_D=5.6A$
$t_{d(off)}$	—	42	—	ns	$R_G=12\Omega$
t_f	—	19	—	ns	$R_D=22\Omega$ See Figure 10 ⑤
L_D	—	4.5	—	nH	Between lead, 6 mm (0.25in.) from package and center of die contact
L_S	—	7.5	—	nH	
C_{iss}	—	770	—	pF	$V_{GS}=0V$
C_{oss}	—	190	—	pF	$V_{DS}=25V$
C_{rss}	—	52	—	pF	$f=1.0MHz$ See Figure 5
C	—	12	—	pF	$f=1.0MHz$







Source-Drain Ratings and Characteristics

Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S	—	—	5.6	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	—	—	22	A	
V_{SD}	—	—	2.0	V	$T_J=25^\circ C$, $I_S=5.6A$, $V_{GS}=0V$ ④
t_{rr}	—	220	440	ns	$T_J=25^\circ C$, $I_S=5.6A$
Q_{rr}	—	1.2	2.4	μC	$di/dt=100A/\mu s$ ④
t_{on}	—	—	—	—	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)
- ② $V_{DD}=50V$, starting $T_J=25^\circ C$, $L=15mH$, $R_G=25\Omega$, $I_{AS}=5.6A$ (See Figure 12)
- ③ $I_{SD}\leq 5.6A$, $di/dt\leq 120A/\mu s$, $V_{DD}\leq V_{(BR)DSS}$, $T_J\leq 150^\circ C$
- ④ Pulse width $\leq 300\mu s$; duty cycle $\leq 2\%$
- ⑤ $t=60s$, $f=60Hz$






Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit

Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit – See page 1505

Appendix B: Package Outline Mechanical Drawing – See page 1510

Appendix C: Part Marking Information – See page 1517